{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T07:39:07Z","timestamp":1740123547928,"version":"3.37.3"},"reference-count":30,"publisher":"Springer Science and Business Media LLC","issue":"16","license":[{"start":{"date-parts":[[2022,5,22]],"date-time":"2022-05-22T00:00:00Z","timestamp":1653177600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2022,5,22]],"date-time":"2022-05-22T00:00:00Z","timestamp":1653177600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2022,11]]},"DOI":"10.1007\/s11227-022-04569-2","type":"journal-article","created":{"date-parts":[[2022,5,22]],"date-time":"2022-05-22T12:02:25Z","timestamp":1653220945000},"page":"17689-17720","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Development and Analysis of Novel Mesh of Tree-based embedded FPGA"],"prefix":"10.1007","volume":"78","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6408-4843","authenticated-orcid":false,"given":"Hajer","family":"Saidi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mariem","family":"Turki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zied","family":"Marrakchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohamed","family":"Abid","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Abdulfattah","family":"Obeid","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2022,5,22]]},"reference":[{"key":"4569_CR1","doi-asserted-by":"crossref","unstructured":"Ahmed SZ, Eydoux J, Roug\u00e9 L, Cuelle JB, Sassatelli G, Torres L (2009) Exploration of power reduction and performance enhancement in leon3 processor with esl reprogrammable efpga in processor pipeline and as a co-processor. In: Proceedings of the Conference on Design, Automation and Test in Europe, pp. 184\u2013189. European Design and Automation Association","DOI":"10.1109\/DATE.2009.5090655"},{"key":"4569_CR2","unstructured":"Ahmed SZ, Fernandez M, Sassatelli G, Torres L(2009) efpga architecture explorations: Cad & silicon analysis of beyond 90nm technologies to investigate new dimensions of future innovations"},{"key":"4569_CR3","doi-asserted-by":"crossref","unstructured":"Amouri E, Blanchardon A, Chotin-Avot R, Mehrez H, Marrakchi Z (2013) Efficient multilevel interconnect topology for cluster-based mesh fpga architecture. In: 2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig), pp. 1\u20136. IEEE","DOI":"10.1109\/ReConFig.2013.6732282"},{"key":"4569_CR4","doi-asserted-by":"crossref","unstructured":"Bollengier T, Lagadec L, Najem M, Le\u00a0Lann J.C, Guilloux P (2017) Soft timing closure for soft programmable logic cores: The argen approach. In: International Symposium on Applied Reconfigurable Computing, pp. 93\u2013105. Springer","DOI":"10.1007\/978-3-319-56258-2_9"},{"key":"4569_CR5","doi-asserted-by":"crossref","unstructured":"Chaudhuri S, Danger JL, Guilley S (2007) Efficient modeling and floorplanning of embedded-fpga fabric. In: 2007 International Conference on Field Programmable Logic and Applications, pp. 665\u2013669. IEEE","DOI":"10.1109\/FPL.2007.4380741"},{"key":"4569_CR6","doi-asserted-by":"crossref","unstructured":"Chtourou S, Abid M, Pangracious V, Amouri E, Marrakchi Z, Mehrez H (2014) Three-dimensional mesh of clusters: An alternative unified high performance interconnect architecture for 3d-fpga implementation. In: 2014 International 3D Systems Integration Conference (3DIC), pp. 1\u20137. IEEE","DOI":"10.1109\/3DIC.2014.7152149"},{"key":"4569_CR7","doi-asserted-by":"publisher","first-page":"16","DOI":"10.1016\/j.micpro.2015.11.011","volume":"40","author":"S Chtourou","year":"2016","unstructured":"Chtourou S, Marrakchi Z, Amouri E, Pangracious V, Abid M, Mehrez H (2016) Improvement of cluster-based mesh fpga architecture using novel hierarchical interconnect topology and long routing wires. Microproc Microsyst 40:16\u201326","journal-title":"Microproc Microsyst"},{"key":"4569_CR8","doi-asserted-by":"publisher","first-page":"7","DOI":"10.1007\/978-1-4614-3594-5_2","volume-title":"Tree-based heterogeneous FPGA architectures","author":"U Farooq","year":"2012","unstructured":"Farooq U, Marrakchi Z, Mehrez H (2012) Fpga architectures: An overview. Tree-based heterogeneous FPGA architectures. Springer, London, pp 7\u201348"},{"key":"4569_CR9","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-3594-5","volume-title":"Tree-based heterogeneous FPGA architectures: application specific exploration and optimization","author":"U Farooq","year":"2012","unstructured":"Farooq U, Marrakchi Z, Mehrez H (2012) Tree-based heterogeneous FPGA architectures: application specific exploration and optimization. Springer Science & Business Media, USA"},{"key":"4569_CR10","doi-asserted-by":"crossref","unstructured":"Farooq U, Marrakchi Z, Mrabet H, Mehrez H (2008) The effect of lut and cluster size on a tree based fpga architecture. In: 2008 International Conference on Reconfigurable Computing and FPGAs, pp. 115\u2013120. IEEE","DOI":"10.1109\/ReConFig.2008.28"},{"key":"4569_CR11","doi-asserted-by":"crossref","unstructured":"Guerrier P, Greiner A (2008) A generic architecture for on-chip packet-switched interconnections. In: Design, Automation, and Test in Europe, pp. 111\u2013123. Springer","DOI":"10.1007\/978-1-4020-6488-3_9"},{"key":"4569_CR12","doi-asserted-by":"publisher","DOI":"10.1201\/9781315219035","volume-title":"Reconfigurable system design and verification","author":"PA Hsiung","year":"2018","unstructured":"Hsiung PA, Santambrogio MD, Huang CH (2018) Reconfigurable system design and verification. CRC Press, London"},{"key":"4569_CR13","doi-asserted-by":"crossref","unstructured":"Jan\u00dfen B, Schwiegelshohn F, Koedam M, Duhem F, Masing L, Werner S, Huriaux C, Courtay A, Wheatley E, Goossens K., et\u00a0al (2015)Designing applications for heterogeneous many-core architectures with the flextiles platform. In: 2015 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS), pp. 254\u2013261. IEEE","DOI":"10.1109\/SAMOS.2015.7363683"},{"issue":"4","key":"4569_CR14","doi-asserted-by":"publisher","first-page":"171","DOI":"10.14419\/ijet.v6i4.8205","volume":"6","author":"S Kamar","year":"2017","unstructured":"Kamar S, Fouda A, Zekry A, El-Mahdy A (2017) Fpga implementation of rs codec with interleaver in dvb-t using vhdl. Int J Eng & Technol 6(4):171\u2013180","journal-title":"Int J Eng & Technol"},{"issue":"06","key":"4569_CR15","doi-asserted-by":"publisher","first-page":"2050085","DOI":"10.1142\/S0218126620500851","volume":"29","author":"JK Kim","year":"2020","unstructured":"Kim JK, Oh JH, Hwang GB, Gwon OS, Lee SE (2020) Design of low-power soc for wearable healthcare device. J Circuit Syst Comput 29(06):2050085","journal-title":"J Circuit Syst Comput"},{"key":"4569_CR16","doi-asserted-by":"crossref","unstructured":"Kuon I, Tessier R, Rose J, et\u00a0al (2008) Fpga architecture: Survey and challenges. Foundations and trends\u00ae in electronic design automation 2(2): 135\u2013253.","DOI":"10.1561\/1000000005"},{"key":"4569_CR17","doi-asserted-by":"crossref","unstructured":"Le\u00a0Lann JC, Bollengier T, Najem M, Lagadec L (2018) An integrated toolchain for overlay-centric system-on-chip. In: 2018 13th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC), pp. 1\u20138. IEEE","DOI":"10.1109\/ReCoSoC.2018.8449388"},{"issue":"10","key":"4569_CR18","doi-asserted-by":"publisher","first-page":"892","DOI":"10.1109\/TC.1985.6312192","volume":"100","author":"CE Leiserson","year":"1985","unstructured":"Leiserson CE (1985) Fat-trees: universal networks for hardware-efficient supercomputing. IEEE Trans Comput 100(10):892\u2013901","journal-title":"IEEE Trans Comput"},{"key":"4569_CR19","doi-asserted-by":"crossref","unstructured":"Lemieux G, Lewis D (2002) Circuit design of routing switches. In: Proceedings of the 2002 ACM\/SIGDA tenth International Symposium on Field-Programmable Gate Arrays, pp. 19\u201328","DOI":"10.1145\/503048.503052"},{"key":"4569_CR20","doi-asserted-by":"publisher","first-page":"6","DOI":"10.1155\/2009\/259837","volume":"2009","author":"Z Marrakchi","year":"2009","unstructured":"Marrakchi Z, Mrabet H, Farooq U, Mehrez H (2009) Fpga interconnect topologies exploration. Int J Reconfigurable Comput 2009:6","journal-title":"Int J Reconfigurable Comput"},{"key":"4569_CR21","doi-asserted-by":"crossref","unstructured":"Marrakchi Z, Mrabet H, Mehrez H (2005) Hierarchical fpga clustering to improve routability. In: research in microelectronics and electronics, 2005 PhD, vol.\u00a01, pp. 165\u2013168. IEEE","DOI":"10.1109\/RME.2005.1543029"},{"key":"4569_CR22","unstructured":"Martin G, Cavalli D, Firmin F (2019) Embedded fpga with multiple configurable flexible logic blocks instantiated and interconnected by abutment . US Patent App. 16\/175,671"},{"key":"4569_CR23","doi-asserted-by":"crossref","unstructured":"Rose J, Luu J, Yu C.W, Densmore O, Goeders J, Somerville A, Kent K.B, Jamieson P, Anderson J (2012) The vtr project: architecture and cad for fpgas from verilog to routing. In: Proceedings of the ACM\/SIGDA International Symposium on Field Programmable Gate Arrays, pp. 77\u201386","DOI":"10.1145\/2145694.2145708"},{"issue":"3","key":"4569_CR24","doi-asserted-by":"publisher","first-page":"517","DOI":"10.1007\/s10470-021-01872-5","volume":"109","author":"H Saidi","year":"2021","unstructured":"Saidi H, Turki M, Marrakchi Z, Abid M, Obeid A (2021) Soft-core embedded fpga based system on chip. Analog Integr Circ Sig Proc 109(3):517\u2013533","journal-title":"Analog Integr Circ Sig Proc"},{"key":"4569_CR25","doi-asserted-by":"crossref","unstructured":"Saidi H, Turki M, Marrakchi Z, Ahmed HB, Obeid A, Abid M (2021) Exploration of word width and cluster size effects on tree-based embedded fpga using an automation framework. J Circuits Syst Comput p. 2150241","DOI":"10.1142\/S0218126621502418"},{"key":"4569_CR26","doi-asserted-by":"crossref","unstructured":"Saidi H, Turki M, Marrakchi Z, Obeid A, Abid M (2020) Implementation of reed solomon encoder on low-latency embedded fpga in flexible soc based on arm processor. In: 2020 International Wireless Communications and Mobile Computing (IWCMC), pp. 1347\u20131352. IEEE","DOI":"10.1109\/IWCMC48107.2020.9148349"},{"key":"4569_CR27","doi-asserted-by":"crossref","unstructured":"Saidi H, Turki M, Marrakchi Z, Obeid A, Abid M (2020) Novel synthesizable efpga based on island network with multilevel switch boxes. In: 2020 IEEE\/ACS 17th International Conference on Computer Systems and Applications (AICCSA), pp. 1\u20136. IEEE","DOI":"10.1109\/AICCSA50499.2020.9316515"},{"key":"4569_CR28","doi-asserted-by":"crossref","unstructured":"Saidi H, Turki M, Marrakchi Z, Saleh M.B, Abid M (2019) New cad tools to configure tree-based embedded fpga. In: 2019 International Conference on High Performance Computing & Simulation (HPCS), pp. 643\u2013649. IEEE","DOI":"10.1109\/HPCS48598.2019.9188201"},{"issue":"5","key":"4569_CR29","first-page":"270","volume":"2","author":"D Sinwar","year":"2014","unstructured":"Sinwar D, Kaushik R (2014) Study of euclidean and manhattan distance metrics using simple k-means clustering. Int J Res Appl Sci Eng Technol 2(5):270\u2013274","journal-title":"Int J Res Appl Sci Eng Technol"},{"key":"4569_CR30","doi-asserted-by":"crossref","unstructured":"Zied M, Hayder M, Emna A, Habib M (2008) Efficient tree topology for fpga interconnect network. In: Proceedings of the 18th ACM Great Lakes symposium on VLSI, pp. 321\u2013326","DOI":"10.1145\/1366110.1366186"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-022-04569-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11227-022-04569-2\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-022-04569-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,25]],"date-time":"2024-09-25T18:35:21Z","timestamp":1727289321000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11227-022-04569-2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,5,22]]},"references-count":30,"journal-issue":{"issue":"16","published-print":{"date-parts":[[2022,11]]}},"alternative-id":["4569"],"URL":"https:\/\/doi.org\/10.1007\/s11227-022-04569-2","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"type":"print","value":"0920-8542"},{"type":"electronic","value":"1573-0484"}],"subject":[],"published":{"date-parts":[[2022,5,22]]},"assertion":[{"value":"27 April 2022","order":1,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"22 May 2022","order":2,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare that they have no conflict of interest.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}]}}