{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,5]],"date-time":"2026-09-05T16:37:56Z","timestamp":1788626276508,"version":"build-2803163510"},"reference-count":77,"publisher":"Springer Science and Business Media LLC","issue":"17","license":[{"start":{"date-parts":[[2022,6,13]],"date-time":"2022-06-13T00:00:00Z","timestamp":1655078400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2022,6,13]],"date-time":"2022-06-13T00:00:00Z","timestamp":1655078400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"funder":[{"name":"The Scientific and Technological Research Council of Turkey","award":["118E715"],"award-info":[{"award-number":["118E715"]}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2022,11]]},"DOI":"10.1007\/s11227-022-04625-x","type":"journal-article","created":{"date-parts":[[2022,6,13]],"date-time":"2022-06-13T08:03:07Z","timestamp":1655107387000},"page":"18691-18724","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Studying error propagation on application data structure and hardware"],"prefix":"10.1007","volume":"78","author":[{"given":"Zuhal","family":"Ozturk","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1577-3930","authenticated-orcid":false,"given":"Haluk Rahmi","family":"Topcuoglu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mahmut Taylan","family":"Kandemir","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2022,6,13]]},"reference":[{"key":"4625_CR1","first-page":"602","volume":"2003","author":"Rebaudengo M, Reorda MS, Violante M. An accurate analysis of the effects of soft errors in the instruction and data caches of a pipelined microprocessor. In","year":"2003","unstructured":"Rebaudengo M, Reorda MS, Violante M. An accurate analysis of the effects of soft errors in the instruction and data caches of a pipelined microprocessor. In (2003) Design. Autom Test Europe Conf Exhib 2003:602\u2013607","journal-title":"Autom Test Europe Conf Exhib"},{"key":"4625_CR2","unstructured":"Gold BT, Smolens JC, Falsafi B, Hoe JC. The granularity of soft-error containment in shared-memory multiprocessors; 2006"},{"key":"4625_CR3","doi-asserted-by":"crossref","unstructured":"Smolens JC, Gold BT, Kim J, Falsafi B, Hoe JC, Nowatzyk AG. Fingerprinting: bounding soft-error detection latency and bandwidth. In: ACM SIGPLAN Notices. vol.\u00a039; 2004. p. 224\u2013234","DOI":"10.1145\/1037187.1024420"},{"key":"4625_CR4","doi-asserted-by":"crossref","unstructured":"Medeiros GE, Bortolon FT, Reis R, Ost L. Evaluation of compiler optimization flags effects on soft error resiliency. In: 2018 31st Symposium on Integrated Circuits and Systems Design (SBCCI); 2018. p. 1\u20136","DOI":"10.1109\/SBCCI.2018.8533246"},{"key":"4625_CR5","doi-asserted-by":"crossref","unstructured":"Gava J, Bandiera V, Reis R, Ost L. Evaluation of compilers effects on OpenMP soft error resiliency. In: 2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI); 2019. p. 259\u2013264","DOI":"10.1109\/ISVLSI.2019.00055"},{"issue":"8","key":"4625_CR6","first-page":"2179","volume":"64","author":"FM Lins","year":"2017","unstructured":"Lins FM, Tambara LA, Kastensmidt FL, Rech P (2017) Register file criticality and compiler optimization effects on embedded microprocessor reliability. IEEE Trans Nucl Sci 64(8):2179\u20132187","journal-title":"IEEE Trans Nucl Sci"},{"key":"4625_CR7","doi-asserted-by":"crossref","unstructured":"Baumann RC. Radiation-induced soft errors in advanced semiconductor technologies. IEEE Transactions on Device and Materials Reliability. 2005 Sept;5(3):305\u2013316","DOI":"10.1109\/TDMR.2005.853449"},{"issue":"1","key":"4625_CR8","first-page":"5","volume":"1","author":"F Cappello","year":"2014","unstructured":"Cappello F, Al G, Gropp W, Kale S, Kramer B, Snir M (2014) Toward exascale resilience: 2014 update. Supercomput Frontiers Innovations: Int J 1(1):5\u201328","journal-title":"Supercomput Frontiers Innovations: Int J"},{"issue":"1","key":"4625_CR9","doi-asserted-by":"publisher","first-page":"17","DOI":"10.1109\/7298.946456","volume":"1","author":"RC Baumann","year":"2001","unstructured":"Baumann RC (2001) Soft errors in advanced semiconductor devices-part I: the three radiation sources. IEEE Trans Device Mater Reliab 1(1):17\u201322","journal-title":"IEEE Trans Device Mater Reliab"},{"key":"4625_CR10","unstructured":"Shivakumar P, Kistler M, Keckler SW, Burger D, Alvisi L. Modeling the effect of technology trends on the soft error rate of combinational logic. In: Proceedings International Conference on Dependable Systems and Networks; 2002. p. 389\u2013398"},{"issue":"1","key":"4625_CR11","doi-asserted-by":"publisher","first-page":"41","DOI":"10.1147\/rd.401.0041","volume":"40","author":"TJ O\u2019Gorman","year":"1996","unstructured":"O\u2019Gorman TJ, Ross JM, Taber AH, Ziegler JF, Muhlfeld HP, Montrose CJ et al (1996) Field testing for cosmic ray soft errors in semiconductor memories. IBM J Res Dev 40(1):41\u201350","journal-title":"IBM J Res Dev"},{"issue":"6","key":"4625_CR12","doi-asserted-by":"publisher","first-page":"10","DOI":"10.1109\/MM.2005.110","volume":"25","author":"S Borkar","year":"2005","unstructured":"Borkar S (2005) Designing reliable systems from unreliable components: the challenges of transistor variability and degradation. IEEE Micro 25(6):10\u201316","journal-title":"IEEE Micro"},{"key":"4625_CR13","doi-asserted-by":"crossref","unstructured":"Asadi GH, Sridharan V, Tahoori MB, Kaeli D. Balancing performance and reliability in the memory hierarchy. In: IEEE International Symposium on Performance Analysis of Systems and Software, 2005. ISPASS 2005.; 2005. p. 269\u2013279","DOI":"10.1109\/ISPASS.2005.1430581"},{"key":"4625_CR14","doi-asserted-by":"crossref","unstructured":"Sikai L, Jun Y. A method of soft error propagation based on cellular automata. In: 2018 IEEE 3rd International Conference on Cloud Computing and Big Data Analysis (ICCCBDA); 2018. p. 617\u2013622","DOI":"10.1109\/ICCCBDA.2018.8386589"},{"key":"4625_CR15","doi-asserted-by":"crossref","unstructured":"Mukherjee SS, Kontz M, Reinhardt SK. Detailed design and evaluation of redundant multi-threading alternatives. In: Proceedings 29th Annual International Symposium on Computer Architecture; 2002. p. 99\u2013110","DOI":"10.1145\/545214.545227"},{"key":"4625_CR16","doi-asserted-by":"crossref","unstructured":"Reinhardt SK, Mukherjee SS. Transient fault detection via simultaneous multithreading. In: Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No. RS00201); 2000. p. 25\u201336","DOI":"10.1145\/342001.339652"},{"key":"4625_CR17","doi-asserted-by":"crossref","unstructured":"Rotta R, Ferreira RS, Nolte J. Real-time dynamic hardware reconfiguration for processors with redundant functional units. In: 2020 IEEE 23rd International Symposium on Real-Time Distributed Computing (ISORC); 2020. p. 154\u2013155","DOI":"10.1109\/ISORC49007.2020.00035"},{"key":"4625_CR18","doi-asserted-by":"crossref","unstructured":"Ainsworth S, Jones TM. Parallel error detection using heterogeneous cores. In: 2018 48th Annual IEEE\/IFIP International Conference on Dependable Systems and Networks (DSN); 2018. p. 338\u2013349","DOI":"10.1109\/DSN.2018.00044"},{"key":"4625_CR19","doi-asserted-by":"crossref","unstructured":"Gy\u00f6r\u00f6k G, Besz\u00e9des B. Duplicated control unit based embedded fault-masking systems. In: 2017 IEEE 15th International Symposium on Intelligent Systems and Informatics (SISY); 2017. p. 283\u2013288","DOI":"10.1109\/SISY.2017.8080567"},{"key":"4625_CR20","unstructured":"Reis GA, Chang J, Vachharajani N, Rangan R, August DI. SWIFT: Software implemented fault tolerance. In: Proceedings of the International Symposium on Code Generation and Optimization; 2005. p. 243\u2013254"},{"key":"4625_CR21","doi-asserted-by":"publisher","first-page":"58","DOI":"10.1016\/j.future.2018.04.049","volume":"87","author":"SA Asghari","year":"2018","unstructured":"Asghari SA, Marvasti MB, Rahmani AM (2018) Enhancing transient fault tolerance in embedded systems through an OS task level redundancy approach. Futur Gener Comput Syst 87:58\u201365","journal-title":"Futur Gener Comput Syst"},{"key":"4625_CR22","doi-asserted-by":"crossref","unstructured":"Mahmoud A, Hari SKS, Sullivan MB, Tsai T, Keckler SW. Optimizing software-directed instruction replication for gpu error detection. In: SC18: International Conference for High Performance Computing, Networking, Storage and Analysis; 2018. p. 842\u2013853","DOI":"10.1109\/SC.2018.00070"},{"key":"4625_CR23","doi-asserted-by":"crossref","unstructured":"Thati VB, Vankeirsbilck J, Penneman N, Pissoort D, Boydens J. An improved data error detection technique for dependable embedded software. In: 2018 IEEE 23rd Pacific Rim International Symposium on Dependable Computing (PRDC); 2018. p. 213\u2013220","DOI":"10.1109\/PRDC.2018.00037"},{"key":"4625_CR24","doi-asserted-by":"crossref","unstructured":"Chen YS, Chen PS. A software-based redundant execution programming model for transient fault detection and correction. In: 2016 45th International Conference on Parallel Processing Workshops (ICPPW); 2016. p. 66\u201371","DOI":"10.1109\/ICPPW.2016.25"},{"issue":"5","key":"4625_CR25","doi-asserted-by":"publisher","first-page":"765","DOI":"10.1109\/TC.2018.2887225","volume":"68","author":"A Vallero","year":"2018","unstructured":"Vallero A, Savino A, Chatzidimitriou A, Kaliorakis M, Kooli M, Riera M et al (2018) SyRA: Early system reliability analysis for cross-layer soft errors resilience in memory arrays of microprocessor systems. IEEE Trans Comput 68(5):765\u2013783","journal-title":"IEEE Trans Comput"},{"key":"4625_CR26","unstructured":"Cheng E, Mirkhani S, Szafaryn LG, Cher CY, Cho H, Skadron K, et\u00a0al. CLEAR: Cross-layer exploration for architecting resilience-combining hardware and software techniques to tolerate soft errors in processor cores. In: Proceedings of the 53rd Annual Design Automation Conference; 2016. p. 1\u20136"},{"key":"4625_CR27","doi-asserted-by":"crossref","unstructured":"Vallero A, Savino A, Politano G, Di\u00a0Carlo S, Chatzidimitriou A, Tselonis S, et\u00a0al. Cross-layer system reliability assessment framework for hardware faults. In: 2016 IEEE International Test Conference (ITC); 2016. p. 1\u201310","DOI":"10.1109\/TEST.2016.7805863"},{"key":"4625_CR28","doi-asserted-by":"crossref","unstructured":"Gupta M, Sridharan V, Roberts D, Prodromou A, Venkat A, Tullsen D, et\u00a0al. Reliability-aware data placement for heterogeneous memory architecture. In: 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA); 2018. p. 583\u2013595","DOI":"10.1109\/HPCA.2018.00056"},{"key":"4625_CR29","doi-asserted-by":"crossref","unstructured":"Jaulmes L, Moret\u00f3 M, Valero M, Erez M, Casas M. Runtime-guided ECC protection using online estimation of memory vulnerability. In: SC20: International Conference for High Performance Computing, Networking, Storage and Analysis; 2020. p. 1\u201314","DOI":"10.1109\/SC41405.2020.00080"},{"key":"4625_CR30","doi-asserted-by":"crossref","unstructured":"Asadi G, Tahoori MB. An analytical approach for soft error rate estimation in digital circuits. In: 2005 IEEE International Symposium on Circuits and Systems; 2005. p. 2991\u20132994","DOI":"10.1109\/ISCAS.2005.1465256"},{"key":"4625_CR31","unstructured":"Mukherjee SS, Emer J, Reinhardt SK. The soft error problem: An architectural perspective. In: 11th International Symposium on High-Performance Computer Architecture; 2005. p. 243\u2013247"},{"issue":"2","key":"4625_CR32","doi-asserted-by":"publisher","first-page":"264","DOI":"10.1145\/1028176.1006723","volume":"32","author":"C Weaver","year":"2004","unstructured":"Weaver C, Emer J, Mukherjee SS, Reinhardt SK (2004) Techniques to reduce the soft error rate of a high-performance microprocessor. ACM SIGARCH Comput Archit News 32(2):264","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"4625_CR33","doi-asserted-by":"crossref","unstructured":"Upasani G, Vera X, Gonz\u00e1lez A. Reducing due-fit of caches by exploiting acoustic wave detectors for error recovery. In: 2013 IEEE 19th International On-Line Testing Symposium (IOLTS); 2013. p. 85\u201391","DOI":"10.1109\/IOLTS.2013.6604056"},{"key":"4625_CR34","doi-asserted-by":"crossref","unstructured":"Fratin V, Oliveira D, Lunardi C, Santos F, Rodrigues G, Rech P. Code-dependent and architecture-dependent reliability behaviors. In: 2018 48th Annual IEEE\/IFIP International Conference on Dependable Systems and Networks (DSN); 2018. p. 13\u201326","DOI":"10.1109\/DSN.2018.00015"},{"key":"4625_CR35","doi-asserted-by":"crossref","unstructured":"Utrera G, Gil M, Martorell X. Analysis of the impact factors on data error propagation in HPC applications. In: 2018 26th Euromicro International Conference on Parallel, Distributed and Network-based Processing (PDP); 2018. p. 546\u2013549","DOI":"10.1109\/PDP2018.2018.00092"},{"key":"4625_CR36","doi-asserted-by":"crossref","unstructured":"Ferreira RR, Da\u00a0Rolt J, Nazar GL, Moreira AF, Carro L. Adaptive low-power architecture for high-performance and reliable embedded computing. In: 2014 44th Annual IEEE\/IFIP International Conference on Dependable Systems and Networks; 2014. p. 538\u2013549","DOI":"10.1109\/DSN.2014.56"},{"key":"4625_CR37","doi-asserted-by":"crossref","unstructured":"Hu J, Wang S, Ziavras SG. On the exploitation of narrow-width values for improving register file reliability. IEEE Transactions on Very Large Scale Integration (VLSI) systems. 2009;17(7):953\u2013963","DOI":"10.1109\/TVLSI.2009.2017441"},{"key":"4625_CR38","doi-asserted-by":"crossref","unstructured":"Subasi O, Arias J, Unsal O, Labarta J, Cristal A. Nanocheckpoints: A task-based asynchronous dataflow framework for efficient and scalable checkpoint\/restart. In: 2015 23rd Euromicro International Conference on Parallel, Distributed, and Network-Based Processing; 2015. p. 99\u2013102","DOI":"10.1109\/PDP.2015.17"},{"key":"4625_CR39","doi-asserted-by":"crossref","unstructured":"Ashraf RA, Gioiosa R, Kestor G, DeMara RF. Exploring the effect of compiler optimizations on the reliability of HPC applications. In: 2017 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW); 2017. p. 1274\u20131283","DOI":"10.1109\/IPDPSW.2017.7"},{"key":"4625_CR40","unstructured":"Mukherjee SS, Weaver C, Emer J, Reinhardt SK, Austin T. A systematic methodology to compute the architectural vulnerability factors for a high-performance microprocessor. In: Proceedings. 36th Annual IEEE\/ACM International Symposium on Microarchitecture, 2003. MICRO-36.; 2003. p. 29\u201340"},{"issue":"6","key":"4625_CR41","doi-asserted-by":"publisher","first-page":"70","DOI":"10.1109\/MM.2003.1261389","volume":"23","author":"SS Mukherjee","year":"2003","unstructured":"Mukherjee SS, Weaver CT, Emer J, Reinhardt SK, Austin T (2003) Measuring architectural vulnerability factors. IEEE Micro 23(6):70\u201375","journal-title":"IEEE Micro"},{"key":"4625_CR42","unstructured":"Zhang W. Computing cache vulnerability to transient errors and its implication. In: 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT\u201905); 2005. p. 427\u2013435"},{"key":"4625_CR43","doi-asserted-by":"crossref","unstructured":"Yan J, Zhang W. Compiler-guided register reliability improvement against soft errors. In: Proceedings of the 5th ACM International Conference on Embedded Software; 2005. p. 203\u2013209","DOI":"10.1145\/1086228.1086266"},{"key":"4625_CR44","doi-asserted-by":"crossref","unstructured":"Jaulmes L, Moreto M, Valero M, Casas M. A vulnerability factor for ECC-protected memory. In: 2019 IEEE 25th International Symposium on On-Line Testing and Robust System Design (IOLTS); 2019. p. 176\u2013181","DOI":"10.1109\/IOLTS.2019.8854397"},{"key":"4625_CR45","doi-asserted-by":"crossref","unstructured":"Sridharan V, Kaeli DR. Eliminating microarchitectural dependency from architectural vulnerability. In: 2009 IEEE 15th International Symposium on High Performance Computer Architecture; 2009. p. 117\u2013128","DOI":"10.1109\/HPCA.2009.4798243"},{"key":"4625_CR46","doi-asserted-by":"crossref","unstructured":"Borodin D, Juurlink BH. Protective redundancy overhead reduction using instruction vulnerability factor. In: Proceedings of the 7th ACM International Conference on Computing Frontiers; 2010. p. 319\u2013326","DOI":"10.1145\/1787275.1787342"},{"key":"4625_CR47","doi-asserted-by":"crossref","unstructured":"Yu L, Li D, Mittal S, Vetter JS. Quantitatively modeling application resilience with the data vulnerability factor. In: Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis; 2014. p. 695\u2013706","DOI":"10.1109\/SC.2014.62"},{"issue":"10","key":"4625_CR48","doi-asserted-by":"publisher","first-page":"1171","DOI":"10.1016\/j.jpdc.2012.05.002","volume":"72","author":"I Oz","year":"2012","unstructured":"Oz I, Topcuoglu HR, Kandemir M, Tosun O (2012) Thread vulnerability in parallel applications. J Parallel Distribut Comput 72(10):1171\u20131185","journal-title":"J Parallel Distribut Comput"},{"key":"4625_CR49","doi-asserted-by":"crossref","unstructured":"Hiller M, Jhumka A, Suri N. On the placement of software mechanisms for detection of data errors. In: Proceedings International Conference on Dependable Systems and Networks; 2002. p. 135\u2013144","DOI":"10.1109\/DSN.2002.1028894"},{"key":"4625_CR50","doi-asserted-by":"crossref","unstructured":"Leeke M, Jhumka A. Towards understanding the importance of variables in dependable software. In: 2010 European Dependable Computing Conference; 2010. p. 85\u201394","DOI":"10.1109\/EDCC.2010.20"},{"key":"4625_CR51","doi-asserted-by":"crossref","unstructured":"Utrera G, Gil M, Martorell X. Analyzing data-error propagation effects in high-performance computing. In: 2016 24th Euromicro International Conference on Parallel, Distributed, and Network-Based Processing (PDP); 2016. p. 418\u2013421","DOI":"10.1109\/PDP.2016.42"},{"key":"4625_CR52","doi-asserted-by":"crossref","unstructured":"Ashraf RA, Gioiosa R, Kestor G, DeMara RF, Cher CY, Bose P. Understanding the propagation of transient errors in HPC applications. In: SC\u201915: Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis; 2015. p. 1\u201312","DOI":"10.1145\/2807591.2807670"},{"key":"4625_CR53","doi-asserted-by":"crossref","unstructured":"Guo L, Li D. Moard: Modeling application resilience to transient faults on data objects. In: 2019 IEEE International Parallel and Distributed Processing Symposium (IPDPS); 2019. p. 878\u2013889","DOI":"10.1109\/IPDPS.2019.00096"},{"key":"4625_CR54","doi-asserted-by":"crossref","unstructured":"Shantharam M, Srinivasmurthy S, Raghavan P. Characterizing the impact of soft errors on iterative methods in scientific computing. In: Proceedings of the International Conference on Supercomputing; 2011. p. 152\u2013161","DOI":"10.1145\/1995896.1995922"},{"issue":"5","key":"4625_CR55","doi-asserted-by":"publisher","first-page":"7158","DOI":"10.1007\/s11227-021-04148-x","volume":"78","author":"JA Mor\u00ed\u00f1igo","year":"2022","unstructured":"Mor\u00ed\u00f1igo JA, Bustos A, Mayo-Garc\u00eda R (2022) Error resilience of three GMRES implementations under fault injection. J Supercomput 78(5):7158\u20137185","journal-title":"J Supercomput"},{"key":"4625_CR56","doi-asserted-by":"crossref","unstructured":"Guo L, Li D, Laguna I, Schulz M. Fliptracker: Understanding natural error resilience in hpc applications. In: SC18: International Conference for High Performance Computing, Networking, Storage and Analysis; 2018. p. 94\u2013107","DOI":"10.1109\/SC.2018.00011"},{"key":"4625_CR57","doi-asserted-by":"crossref","unstructured":"Fiala D, Mueller F, Engelmann C, Riesen R, Ferreira K, Brightwell R. Detection and correction of silent data corruption for large-scale high-performance computing. In: SC\u201912: Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis; 2012. p. 1\u201312","DOI":"10.2172\/1081941"},{"key":"4625_CR58","doi-asserted-by":"crossref","unstructured":"Guan Q, Hu X, Grove T, Fang B, Jiang H, Yin H, et\u00a0al. Chaser: An enhanced fault injection tool for tracing soft errors in mpi applications. In: 2020 50th Annual IEEE\/IFIP International Conference on Dependable Systems and Networks (DSN); 2020. p. 355\u2013363","DOI":"10.1109\/DSN48063.2020.00051"},{"key":"4625_CR59","doi-asserted-by":"crossref","unstructured":"DeFreez D, Bhowmick A, Laguna I, Rubio-Gonz\u00e1lez C. Detecting and reproducing error-code propagation bugs in MPI implementations. In: Proceedings of the 25th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming; 2020. p. 187\u2013201","DOI":"10.1145\/3332466.3374515"},{"key":"4625_CR60","doi-asserted-by":"crossref","unstructured":"Somani AK, Trivedi KS. A cache error propagation model. In: Proceedings Pacific Rim International Symposium on Fault-Tolerant Systems; 1997. p. 15\u201321","DOI":"10.1109\/PRFTS.1997.640119"},{"issue":"3","key":"4625_CR61","doi-asserted-by":"publisher","first-page":"265","DOI":"10.1145\/1353536.1346315","volume":"43","author":"ML Li","year":"2008","unstructured":"Li ML, Ramachandran P, Sahoo SK, Adve SV, Adve VS, Zhou Y (2008) Understanding the propagation of hard errors to software and implications for resilient system design. ACM Sigplan Notice 43(3):265\u2013276","journal-title":"ACM Sigplan Notice"},{"key":"4625_CR62","doi-asserted-by":"publisher","first-page":"168885","DOI":"10.1109\/ACCESS.2019.2950598","volume":"7","author":"J Gu","year":"2019","unstructured":"Gu J, Zheng W, Zhuang Y, Zhang Q (2019) Vulnerability analysis of instructions for SDC-causing error detection. IEEE Access 7:168885\u2013168898","journal-title":"IEEE Access"},{"key":"4625_CR63","doi-asserted-by":"crossref","unstructured":"Li Z, Menon H, Mohror K, Bremer PT, Livant Y, Pascucci V. Understanding a program\u2019s resiliency through error propagation. In: Proceedings of the 26th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming; 2021. p. 362\u2013373","DOI":"10.1145\/3437801.3441589"},{"key":"4625_CR64","doi-asserted-by":"crossref","unstructured":"Li G, Pattabiraman K, Hari SKS, Sullivan M, Tsai T. Modeling soft-error propagation in programs. In: 2018 48th Annual IEEE\/IFIP International Conference on Dependable Systems and Networks (DSN); 2018. p. 27\u201338","DOI":"10.1109\/DSN.2018.00016"},{"key":"4625_CR65","doi-asserted-by":"crossref","unstructured":"Li G, Pattabiraman K. Modeling input-dependent error propagation in programs. In: 2018 48th Annual IEEE\/IFIP International Conference on Dependable Systems and Networks (DSN); 2018. p. 279\u2013290","DOI":"10.1109\/DSN.2018.00038"},{"key":"4625_CR66","doi-asserted-by":"crossref","unstructured":"Anwer AR, Li G, Pattabiraman K, Sullivan M, Tsai T, Hari SKS. Gpu-trident: efficient modeling of error propagation in gpu programs. In: SC20: International Conference for High Performance Computing, Networking, Storage and Analysis; 2020. p. 1\u201315","DOI":"10.1109\/SC41405.2020.00092"},{"issue":"10","key":"4625_CR67","doi-asserted-by":"publisher","first-page":"3938","DOI":"10.1109\/TVCG.2020.2994954","volume":"27","author":"Z Li","year":"2020","unstructured":"Li Z, Menon H, Maljovec D, Livnat Y, Liu S, Mohror K et al (2020) Spotsdc: Revealing the silent data corruption propagation in high-performance computing systems. IEEE Trans Visual Comput Graph 27(10):3938\u20133952","journal-title":"IEEE Trans Visual Comput Graph"},{"issue":"1","key":"4625_CR68","doi-asserted-by":"publisher","first-page":"288","DOI":"10.1109\/TDSC.2020.2991136","volume":"19","author":"F Previlon","year":"2022","unstructured":"Previlon F, Kalra C, Tiwari D, Kaeli D (2022) Characterizing and exploiting soft error vulnerability phase behavior in gpu applications. IEEE Trans Dependable Secure Comput 19(1):288\u2013300","journal-title":"IEEE Trans Dependable Secure Comput"},{"issue":"4","key":"4625_CR69","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3063180","volume":"16","author":"Y Ko","year":"2017","unstructured":"Ko Y, Jeyapaul R, Kim Y, Lee K, Shrivastava A (2017) Protecting caches from soft errors: a microarchitect\u2019s perspective. ACM Trans Embed Comput Sys (TECS) 16(4):1\u201328","journal-title":"ACM Trans Embed Comput Sys (TECS)"},{"key":"4625_CR70","doi-asserted-by":"crossref","unstructured":"Mittal S, Vetter JS. Reducing soft-error vulnerability of caches using data compression. In: Proceedings of the 26th Edition on Great Lakes Symposium on VLSI; 2016. p. 197\u2013202","DOI":"10.1145\/2902961.2902977"},{"issue":"4","key":"4625_CR71","doi-asserted-by":"publisher","first-page":"980","DOI":"10.1109\/TNS.2012.2204775","volume":"59","author":"S Houssany","year":"2012","unstructured":"Houssany S, Guibbaud N, Bougerol A, Leveugle R, Miller F, Buard N (2012) Microprocessor soft error rate prediction based on cache memory analysis. IEEE Trans Nucl Sci 59(4):980\u2013987","journal-title":"IEEE Trans Nucl Sci"},{"key":"4625_CR72","doi-asserted-by":"crossref","unstructured":"Vijayan A, Koneru A, Ebrahimit M, Chakrabarty K, Tahoori MB. Online soft-error vulnerability estimation for memory arrays. In: 2016 IEEE 34th VLSI Test Symposium (VTS); 2016. p. 1\u20136","DOI":"10.1109\/VTS.2016.7477301"},{"key":"4625_CR73","doi-asserted-by":"crossref","unstructured":"Mamoutova OV, Antonov AP, Filippov AS. On design of cache with efficient soft error protection. In: 2017 IEEE 37th International Conference on Electronics and Nanotechnology (ELNANO); 2017. p. 57\u201360","DOI":"10.1109\/ELNANO.2017.7939719"},{"key":"4625_CR74","doi-asserted-by":"crossref","unstructured":"Parasyris K, Tziantzoulis G, Antonopoulos CD, Bellas N. GemFI: A fault injection tool for studying the behavior of applications on unreliable substrates. In: 2014 44th Annual IEEE\/IFIP International Conference on Dependable Systems and Networks; 2014. p. 622\u2013629","DOI":"10.1109\/DSN.2014.96"},{"key":"4625_CR75","doi-asserted-by":"crossref","unstructured":"Sangchoolie B, Pattabiraman K, Karlsson J. One bit is (not) enough: An empirical study of the impact of single and multiple bit-flip errors. In: 2017 47th annual IEEE\/IFIP International Conference on Dependable Systems and Networks (DSN); 2017. p. 97\u2013108","DOI":"10.1109\/DSN.2017.30"},{"key":"4625_CR76","doi-asserted-by":"crossref","unstructured":"Lu Q, Farahani M, Wei J, Thomas A, Pattabiraman K. Llfi: An intermediate code-level fault injection tool for hardware faults. In: 2015 IEEE International Conference on Software Quality, Reliability and Security; 2015. p. 11\u201316","DOI":"10.1109\/QRS.2015.13"},{"issue":"1","key":"4625_CR77","first-page":"1","volume":"38","author":"TA Davis","year":"2011","unstructured":"Davis TA, Hu Y (2011) The University of Florida sparse matrix collection. ACM Trans Mathemat Software (TOMS) 38(1):1\u201325","journal-title":"ACM Trans Mathemat Software (TOMS)"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-022-04625-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11227-022-04625-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-022-04625-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,26]],"date-time":"2024-09-26T21:15:43Z","timestamp":1727385343000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11227-022-04625-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6,13]]},"references-count":77,"journal-issue":{"issue":"17","published-print":{"date-parts":[[2022,11]]}},"alternative-id":["4625"],"URL":"https:\/\/doi.org\/10.1007\/s11227-022-04625-x","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,6,13]]},"assertion":[{"value":"22 May 2022","order":1,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"13 June 2022","order":2,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}