{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,25]],"date-time":"2026-03-25T06:40:52Z","timestamp":1774420852366,"version":"3.50.1"},"reference-count":28,"publisher":"Springer Science and Business Media LLC","issue":"10","license":[{"start":{"date-parts":[[2023,2,11]],"date-time":"2023-02-11T00:00:00Z","timestamp":1676073600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"},{"start":{"date-parts":[[2023,2,11]],"date-time":"2023-02-11T00:00:00Z","timestamp":1676073600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61202076"],"award-info":[{"award-number":["61202076"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100005089","name":"Beijing Municipal Natural Science Foundation","doi-asserted-by":"publisher","award":["4192007"],"award-info":[{"award-number":["4192007"]}],"id":[{"id":"10.13039\/501100005089","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2023,7]]},"abstract":"<jats:title>Abstract<\/jats:title><jats:p>Cache prefetching is a traditional way to reduce memory access latency. In multi-core systems, aggressive prefetching may harm the system. In the past, prefetching throttling strategies usually set thresholds through certain factors. When the threshold is exceeded, prefetch throttling strategies will control the aggressive prefetcher. However, these strategies usually work well in homogeneous multi-core systems and do not work well in heterogeneous multi-core systems. This paper considers the performance difference between cores under the asymmetric multi-core architecture. Through the improved hill-climbing method, the aggressiveness of prefetching for different cores is controlled, and the IPC of the core is improved. Through experiments, it is found that compared with the previous strategy, the average performance of big core is improved by more than 3%, and the average performance of little cores is improved by more than 24%.<\/jats:p>","DOI":"10.1007\/s11227-023-05078-6","type":"journal-article","created":{"date-parts":[[2023,2,11]],"date-time":"2023-02-11T09:05:36Z","timestamp":1676106336000},"page":"10570-10588","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":5,"title":["A prefetch control strategy based on improved hill-climbing method in asymmetric multi-core architecture"],"prefix":"10.1007","volume":"79","author":[{"given":"Juan","family":"Fang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yixiang","family":"Xu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Han","family":"Kong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Min","family":"Cai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2023,2,11]]},"reference":[{"key":"5078_CR1","unstructured":"Lowe-Power J, Ahmad AM, Akram A, Alian M, Amslinger R, Andreozzi M, Armejach A, Asmussen N, Bharadwaj S, Black G, Bloom G, Bruce BR, Carvalho DR, Castrill\u00f3n J, Chen, L, Derumigny N, Diestelhorst S, Elsasser W, Fariborz M, Farahani AF, Fotouhi P, Gambord R, Gandhi J, Gope D, Grass T, Hanindhito B, Hansson A, Haria S, Harris A, Hayes T, Herrera A, Horsnell M, Jafri SAR, Jagtap R, Jang H, Jeyapaul R, Jones TM, Jung M, Kannoth S, Khaleghzadeh H, Kodama Y, Krishna T, Marinelli T, Menard C, Mondelli A, M\u00fcck T, Naji O, Nathella K, Nguyen H, Nikoleris N, Olson LE, Orr MS, Pham B, Prieto P, Reddy T, Roelke A, Samani M, Sandberg A, Setoain J, Shingarov B, Sinclair MD, Ta T, Thakur R, Travaglini G, Upton M, Vaish N, Vougioukas I, Wang Z, Wehn N, Weis C, Wood DA, Yoon H, Zulian \u00c9F (2020) The gem5 simulator: version 20.0+. CoRR arXIv: abs\/2007.03152"},{"key":"5078_CR2","doi-asserted-by":"crossref","unstructured":"Ebrahimi E, Mutlu O, Chang JL, Patt YN ( 2009) Coordinated control of multiple prefetchers in multi-core systems. In: 42st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO-42 2009), December 12\u201316, 2009, New York, New York, USA","DOI":"10.1145\/1669112.1669154"},{"key":"5078_CR3","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3090635","volume":"14","author":"A Sridharan","year":"2017","unstructured":"Sridharan A, Seznec A, Panda B (2017) Band-pass prefetching: an effective prefetch management mechanism using prefetch-fraction metric in multi-core systems. Acm Trans Archit Code Optim 14:1\u201327","journal-title":"Acm Trans Archit Code Optim"},{"key":"5078_CR4","doi-asserted-by":"crossref","unstructured":"Kim J, Pugsley SH, Gratz PV, Reddy A, Chishti Z (2016) Path confidence based lookahead prefetching. In: IEEE\/ACM International Symposium on Microarchitecture","DOI":"10.1109\/MICRO.2016.7783763"},{"key":"5078_CR5","doi-asserted-by":"crossref","unstructured":"Bakhshalipour M, Shakerinava M, Lotfi-Kamran P, Sarbazi-Azad H ( 2019) Bingo spatial data prefetcher. In: 2019 IEEE International Symposium on High Performance Computer Architecture (HPCA)","DOI":"10.1109\/HPCA.2019.00053"},{"key":"5078_CR6","doi-asserted-by":"crossref","unstructured":"Kondguli S, Huang M ( 2017) T2: a highly accurate and energy efficient stride prefetcher. In: IEEE International Conference on Computer Design, pp 373\u2013 376","DOI":"10.1109\/ICCD.2017.64"},{"key":"5078_CR7","doi-asserted-by":"publisher","unstructured":"Kondguli S, Huang M (2018) R3-DLA (reduce, reuse, recycle): A more efficient approach to decoupled look-ahead architectures. In: 2019 IEEE International Symposium On High Performance Computer Architecture (HPCA), pp 533\u2013544. https:\/\/doi.org\/10.1109\/HPCA.2019.00064","DOI":"10.1109\/HPCA.2019.00064"},{"issue":"7","key":"5078_CR8","doi-asserted-by":"publisher","first-page":"1271","DOI":"10.1587\/transinf.2018EDP7328","volume":"E102.D","author":"KIM Kanghee","year":"2019","unstructured":"Kanghee KIM, Wooseok LEE, Sangbang CHOI (2019) Pmop: efficient per-page most-offset prefetcher. IEICE Trans Inf Syst E102.D(7):1271\u20131279","journal-title":"IEICE Trans Inf Syst"},{"key":"5078_CR9","unstructured":"Shevgoor M, Koladiya S, Wilkerson C, Chishti Z, Balasubramonian R ( 2017) Efficiently prefetching complex address patterns. In: IEEE\/ACM International Symposium on Microarchitecture"},{"key":"5078_CR10","doi-asserted-by":"publisher","first-page":"13","DOI":"10.1109\/LCA.2015.2428703","volume":"15","author":"B Panda","year":"2015","unstructured":"Panda B, Balachandran S (2015) Expert prefetch prediction: an expert predicting the usefulness of hardware prefetchers. IEEE Comput Archit Lett 15:13\u201316","journal-title":"IEEE Comput Archit Lett"},{"key":"5078_CR11","first-page":"3740","volume":"65","author":"B Panda","year":"2016","unstructured":"Panda B (2016) Spac: a synergistic prefetcher aggressiveness controller for multi-core systems. IEEE Trans Comput 65:3740\u20133753","journal-title":"IEEE Trans Comput"},{"issue":"3","key":"5078_CR12","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2806891","volume":"12","author":"B Panda","year":"2015","unstructured":"Panda B, Balachandran S (2015) Caffeine: a utility-driven prefetcher aggressiveness engine for multicores. Acm Trans Archit Code Optim 12(3):1\u201325","journal-title":"Acm Trans Archit Code Optim"},{"key":"5078_CR13","doi-asserted-by":"crossref","unstructured":"Heirman W, Bois KD, Vandriessche Y, Eyerman S, Hur I (2018) Near-side prefetch throttling: adaptive prefetching for high-performance many-core processors. In: Proceedings of the 27th International Conference on Parallel Architectures and Compilation Techniques, PACT 2018, Limassol, Cyprus, November 01\u201304, 2018, pp 1\u201311","DOI":"10.1145\/3243176.3243181"},{"key":"5078_CR14","doi-asserted-by":"crossref","unstructured":"Lee J, Kim T, Huh J ( 2016) Dynamic prefetcher reconfiguration for diverse memory architectures. In: IEEE International Conference on Computer Design","DOI":"10.1109\/ICCD.2016.7753270"},{"key":"5078_CR15","doi-asserted-by":"crossref","unstructured":"Lu X, Wang R, Sun XH (2020) Apac: an accurate and adaptive prefetch framework with concurrent memory access analysis. In: 2020 IEEE 38th International Conference on Computer Design (ICCD)","DOI":"10.1109\/ICCD50377.2020.00048"},{"key":"5078_CR16","doi-asserted-by":"crossref","unstructured":"Sun G, Shen J, Veidenbaum AV (2019) Combining prefetch control and cache partitioning to improve multicore performance. In: 2019 IEEE International Parallel and Distributed Processing Symposium (IPDPS)","DOI":"10.1109\/IPDPS.2019.00103"},{"key":"5078_CR17","doi-asserted-by":"crossref","unstructured":"Holtryd NR, Manivannan M, Stenstrm P, Peric\u00e0s M ( 2021) Cbp: coordinated management of cache partitioning, bandwidth partitioning and prefetch throttling","DOI":"10.1109\/PACT52795.2021.00023"},{"key":"5078_CR18","doi-asserted-by":"crossref","unstructured":"Hiebel J, Brown LE, Wang Z (2019) Machine learning for fine-grained hardware prefetcher control. In: Proceedings of the 48th International Conference on Parallel Processing, pp 1\u20139","DOI":"10.1145\/3337821.3337854"},{"key":"5078_CR19","doi-asserted-by":"crossref","unstructured":"Butko A, Bruguier F, Gamati\u00e9 A, Sassatelli G, Novo D, Torres L, Robert M (2016) Full-system simulation of big.little multicore architecture for performance and energy exploration. In: 2016 IEEE 10th International Symposium on Embedded Multicore\/Many-Core Systems-on-Chip (MCSOC), pp 201\u2013208","DOI":"10.1109\/MCSoC.2016.20"},{"key":"5078_CR20","doi-asserted-by":"crossref","unstructured":"Yu T, Petoumenos P, Janjic V, Leather H, Thomson J ( 2020) Colab: a collaborative multi-factor scheduler for asymmetric multicore processors. In: CGO \u201920: 18th ACM\/IEEE International Symposium on Code Generation and Optimization","DOI":"10.1145\/3368826.3377915"},{"key":"5078_CR21","doi-asserted-by":"crossref","unstructured":"Guo H, Quan C, Guo M, Xu L ( 2016) Saws: selective asymmetry-aware work-stealing for asymmetric multi-core architectures. In: 2016 IEEE 18th International Conference on High Performance Computing and Communications; IEEE 14th International Conference on Smart City; IEEE 2nd International Conference on Data Science and Systems (HPCC\/SmartCity\/DSS)","DOI":"10.1109\/HPCC-SmartCity-DSS.2016.0027"},{"key":"5078_CR22","doi-asserted-by":"publisher","first-page":"1703","DOI":"10.1109\/TC.2018.2836418","volume":"67","author":"GG Adrian","year":"2018","unstructured":"Adrian GG, Carlos SJ, Manuel PM (2018) Contention-aware fair scheduling for asymmetric single-isa multicore systems. IEEE Trans Comput 67:1703\u20131719","journal-title":"IEEE Trans Comput"},{"key":"5078_CR23","first-page":"1136","volume":"67","author":"C Kim","year":"2018","unstructured":"Kim C, Huh J (2018) Exploring the design space of fair scheduling supports for asymmetric multicore systems. IEEE Trans Comput 67:1136\u20131152","journal-title":"IEEE Trans Comput"},{"key":"5078_CR24","doi-asserted-by":"crossref","unstructured":"Lin CC, Li HH, Wu JJ, Liu P (2017) An energy-efficient scheduler for throughput guaranteed jobs on asymmetric multi-core platforms. In: IEEE International Conference on Parallel & Distributed Systems","DOI":"10.1109\/ICPADS.2016.0110"},{"key":"5078_CR25","doi-asserted-by":"crossref","unstructured":"Wolff W, Porter B (2020) Performance optimization on big.little architectures: A memory-latency aware approach. In: LCTES \u201920: 21st ACM SIGPLAN\/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems","DOI":"10.1145\/3372799.3394370"},{"key":"5078_CR26","doi-asserted-by":"crossref","unstructured":"Bringye Z, Sima D, Kozlovszky M ( 2019) Power consumption aware big.little scheduler for linux operating system. In: 2019 IEEE International Work Conference on Bioinspired Intelligence (IWOBI)","DOI":"10.1109\/IWOBI47054.2019.9114403"},{"key":"5078_CR27","doi-asserted-by":"publisher","first-page":"4056","DOI":"10.1007\/s11227-015-1504-y","volume":"71","author":"J Fang","year":"2015","unstructured":"Fang J, Yu L, Liu S, Lu J, Chen T (2015) Kl_ga: an application mapping algorithm for mesh-of-tree (mot) architecture in network-on-chip design. J Supercomput 71:4056\u20134071. https:\/\/doi.org\/10.1007\/s11227-015-1504-y","journal-title":"J Supercomput"},{"issue":"16","key":"5078_CR28","doi-asserted-by":"publisher","first-page":"12771","DOI":"10.1109\/JIOT.2020.3007751","volume":"8","author":"J Fang","year":"2021","unstructured":"Fang J, Ma A (2021) Iot application modules placement and dynamic task processing in edge-cloud computing. IEEE Intern Things J 8(16):12771\u201312781. https:\/\/doi.org\/10.1109\/JIOT.2020.3007751","journal-title":"IEEE Intern Things J"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-023-05078-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11227-023-05078-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-023-05078-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,17]],"date-time":"2023-05-17T08:25:52Z","timestamp":1684311952000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11227-023-05078-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,2,11]]},"references-count":28,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2023,7]]}},"alternative-id":["5078"],"URL":"https:\/\/doi.org\/10.1007\/s11227-023-05078-6","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,2,11]]},"assertion":[{"value":"20 January 2023","order":1,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"11 February 2023","order":2,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declared no potential conflicts of interest with respect to the research, author-ship, or publication of this article.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}},{"value":"Not applicable.","order":3,"name":"Ethics","group":{"name":"EthicsHeading","label":"Ethical approval"}}]}}