{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,10]],"date-time":"2026-03-10T01:41:14Z","timestamp":1773106874158,"version":"3.50.1"},"reference-count":48,"publisher":"Springer Science and Business Media LLC","issue":"10","license":[{"start":{"date-parts":[[2023,3,1]],"date-time":"2023-03-01T00:00:00Z","timestamp":1677628800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"},{"start":{"date-parts":[[2023,3,1]],"date-time":"2023-03-01T00:00:00Z","timestamp":1677628800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2023,7]]},"abstract":"<jats:title>Abstract<\/jats:title><jats:p>Quantum-dot cellular automata (QCA) is a technological approach to implement digital circuits with exceptionally high integration density, high switching frequency, and low energy dissipation. QCA circuits are a potential solution to the energy dissipation issues created by shrinking microprocessors with ultra-high integration densities. Current QCA circuit designs are irreversible, yet reversible circuits are known to increase energy efficiency. Thus, the development of reversible QCA circuits will further reduce energy dissipation. This paper presents novel reversible and irreversible sequential QCA set\/reset (SR), data (D), Jack Kilby (JK), and toggle (T) flip-flop designs based on the majority gate that utilizes the universal, standard, and efficient (USE) clocking scheme, which allows the implementation of feedback paths and easy routing for sequential QCA-based circuits. The simulation results confirm that the proposed reversible QCA USE sequential flip-flop circuits exhibit energy dissipation less than the Landauer energy limit. Irreversible QCA USE flip-flop designs, although having higher energy dissipation, sometimes have floorplan areas and delay times less than those of reversible designs; therefore, they are also explored. The trade-offs between the energy dissipation versus the area cost and delay time for the reversible and irreversible QCA circuits are examined comprehensively.<\/jats:p>","DOI":"10.1007\/s11227-023-05134-1","type":"journal-article","created":{"date-parts":[[2023,3,1]],"date-time":"2023-03-01T18:02:52Z","timestamp":1677693772000},"page":"11530-11557","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":12,"title":["Novel ultra-energy-efficient reversible designs of sequential logic quantum-dot cellular automata flip-flop circuits"],"prefix":"10.1007","volume":"79","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7025-5880","authenticated-orcid":false,"given":"Mohammed","family":"Alharbi","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6590-130X","authenticated-orcid":false,"given":"Gerard","family":"Edwards","sequence":"additional","affiliation":[]},{"given":"Richard","family":"Stocker","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2023,3,1]]},"reference":[{"key":"5134_CR1","doi-asserted-by":"publisher","first-page":"87","DOI":"10.1007\/s11265-008-0284-5","volume":"58","author":"I H\u00e4nninen","year":"2008","unstructured":"H\u00e4nninen I, Takala J (2008) Binary adders on quantum-dot cellular automata. J Signal Process Syst 58:87\u2013103. https:\/\/doi.org\/10.1007\/s11265-008-0284-5","journal-title":"J Signal Process Syst"},{"key":"5134_CR2","doi-asserted-by":"publisher","unstructured":"Sen B, Sengupta A, Dalui M, Sikdar BK (2010) Design of testable universal logic gate targeting minimum wire-crossings in QCA logic circuit. In: 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools. IEEE, Lille, France, pp 613\u2013620. https:\/\/doi.org\/10.1109\/dsd.2010.114","DOI":"10.1109\/dsd.2010.114"},{"key":"5134_CR3","doi-asserted-by":"publisher","first-page":"535","DOI":"10.1103\/PhysRevLett.60.535","volume":"60","author":"MA Reed","year":"1988","unstructured":"Reed MA, Randall JN, Aggarwal RJ, Matyi RJ, Moore TM, Wetsel AE (1988) Observation of discrete electronic states in a zero-dimensional semiconductor nanostructure. Phys Rev Lett 60:535\u2013537. https:\/\/doi.org\/10.1103\/PhysRevLett.60.535","journal-title":"Phys Rev Lett"},{"key":"5134_CR4","doi-asserted-by":"publisher","first-page":"183","DOI":"10.1147\/rd.53.0183","volume":"5","author":"R Landauer","year":"1961","unstructured":"Landauer R (1961) Irreversibility and heat generation in the computing process. IBM J Res Dev 5:183\u2013191. https:\/\/doi.org\/10.1147\/rd.53.0183","journal-title":"IBM J Res Dev"},{"key":"5134_CR5","doi-asserted-by":"publisher","first-page":"577","DOI":"10.1147\/sj.353.0577","volume":"35","author":"N Gershenfeld","year":"1996","unstructured":"Gershenfeld N (1996) Signal entropy and the thermodynamics of computation. IBM Syst J 35:577\u2013586. https:\/\/doi.org\/10.1147\/sj.353.0577","journal-title":"IBM Syst J"},{"key":"5134_CR6","doi-asserted-by":"publisher","first-page":"525","DOI":"10.1147\/rd.176.0525","volume":"17","author":"CH Bennett","year":"1973","unstructured":"Bennett CH (1973) Logical reversibility of computation. IBM J Res Dev 17:525\u2013532. https:\/\/doi.org\/10.1147\/rd.176.0525","journal-title":"IBM J Res Dev"},{"key":"5134_CR7","doi-asserted-by":"publisher","first-page":"32","DOI":"10.1109\/MSPEC.2017.8012237","volume":"54","author":"MP Frank","year":"2017","unstructured":"Frank MP (2017) Throwing computing into reverse. IEEE Spectr 54:32\u201337. https:\/\/doi.org\/10.1109\/MSPEC.2017.8012237","journal-title":"IEEE Spectr"},{"key":"5134_CR8","doi-asserted-by":"crossref","unstructured":"DeBenedictis EP, Frank MP, Ganesh N, Anderson NG (2016) A path toward ultra-low-energy computing. In: 2016 IEEE International Conference on Rebooting Computing (ICRC). IEEE, pp 1\u20138","DOI":"10.1109\/ICRC.2016.7738677"},{"key":"5134_CR9","doi-asserted-by":"publisher","first-page":"541","DOI":"10.1109\/5.573740","volume":"85","author":"CS Lent","year":"1997","unstructured":"Lent CS, Tougaw PD (1997) A device architecture for computing with quantum dots. Proc IEEE 85:541\u2013557","journal-title":"Proc IEEE"},{"key":"5134_CR10","doi-asserted-by":"publisher","first-page":"49","DOI":"10.1088\/0957-4484\/4\/1\/004","volume":"4","author":"CS Lent","year":"1993","unstructured":"Lent CS, Tougaw PD, Porod W, Bernstein GH (1993) Quantum cellular automata. Nanotechnology 4:49. https:\/\/doi.org\/10.1088\/0957-4484\/4\/1\/004","journal-title":"Nanotechnology"},{"key":"5134_CR11","doi-asserted-by":"publisher","first-page":"6227","DOI":"10.1063\/1.355196","volume":"74","author":"CS Lent","year":"1993","unstructured":"Lent CS, Tougaw PD (1993) Lines of interacting quantum-dot cells: a binary wire. J Appl Phys 74:6227\u20136233. https:\/\/doi.org\/10.1063\/1.355196","journal-title":"J Appl Phys"},{"key":"5134_CR12","unstructured":"Niemier MT, Rodrigues AF, Kogge PM (2002) A potentially implementable FPGA for quantum dot cellular automata. In: 1st Workshop on Non-silicon Computation, pp 38\u201345"},{"key":"5134_CR13","doi-asserted-by":"publisher","first-page":"606","DOI":"10.1109\/tc.2007.70831","volume":"57","author":"V Vankamamidi","year":"2008","unstructured":"Vankamamidi V, Ottavi M, Lombardi F (2008) A serial memory by quantum-dot cellular automata (QCA). IEEE Trans Comput 57:606\u2013618. https:\/\/doi.org\/10.1109\/tc.2007.70831","journal-title":"IEEE Trans Comput"},{"key":"5134_CR14","doi-asserted-by":"crossref","unstructured":"Chaves JF, Silva DS, Camargos VV, Neto OPV (2015) Towards reversible QCA computers: reversible gates and ALU. In: 2015 IEEE 6th Latin American Symposium on Circuits & Systems (LASCAS). IEEE, pp 1\u20134","DOI":"10.1109\/LASCAS.2015.7250458"},{"key":"5134_CR15","doi-asserted-by":"publisher","first-page":"127","DOI":"10.1016\/j.micpro.2016.09.015","volume":"49","author":"AM Chabi","year":"2017","unstructured":"Chabi AM, Roohi A, Khademolhosseini H, Sheikhfaal S, Angizi S, Navi K, DeMara RF (2017) Towards ultra-efficient QCA reversible circuits. Microprocess Microsyst 49:127\u2013138. https:\/\/doi.org\/10.1016\/j.micpro.2016.09.015","journal-title":"Microprocess Microsyst"},{"key":"5134_CR16","doi-asserted-by":"publisher","first-page":"39","DOI":"10.5815\/ijmecs.2019.11.06","volume":"11","author":"A Choudhary","year":"2019","unstructured":"Choudhary A, Singh S, Jain MK (2019) Reversible shift counter design on QCA. Int J Mod Educ Comput Sci 11:39\u201344","journal-title":"Int J Mod Educ Comput Sci"},{"key":"5134_CR17","doi-asserted-by":"publisher","first-page":"1291","DOI":"10.1002\/cta.2799","volume":"48","author":"M Norouzi","year":"2020","unstructured":"Norouzi M, Heikalabad SR, Salimzadeh F (2020) A reversible ALU using HNG and Ferdkin gates in QCA nanotechnology. Int J Circuit Theory Appl 48:1291\u20131303","journal-title":"Int J Circuit Theory Appl"},{"key":"5134_CR18","doi-asserted-by":"publisher","first-page":"5248","DOI":"10.1016\/j.matpr.2020.08.634","volume":"46","author":"SF Naz","year":"2021","unstructured":"Naz SF, Ahmed S, Sharma S, Ahmad F, Ajitha D (2021) Fredkin gate based energy efficient reversible D flip flop design in quantum dot cellular automata. Mater Today Proc 46:5248\u20135255","journal-title":"Mater Today Proc"},{"key":"5134_CR19","doi-asserted-by":"crossref","unstructured":"Darji PG, Makwana J (2022) Reversible QCA based full-adder and subtractor in nanotechnology. In: 2022 IEEE Region 10 Symposium (TENSYMP). IEEE, pp 1\u20135","DOI":"10.1109\/TENSYMP54529.2022.9864394"},{"key":"5134_CR20","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3365394","volume":"16","author":"FS Torres","year":"2020","unstructured":"Torres FS, Niemann P, Wille R, Drechsler R (2020) Near zero-energy computation using quantum-dot cellular automata. ACM J Emerg Technol Comput Syst 16:1\u201316. https:\/\/doi.org\/10.1145\/3365394","journal-title":"ACM J Emerg Technol Comput Syst"},{"key":"5134_CR21","doi-asserted-by":"publisher","first-page":"3031","DOI":"10.1109\/tcad.2018.2789782","volume":"37","author":"FS Torres","year":"2018","unstructured":"Torres FS, Wille R, Niemann P, Drechsler R (2018) An energy-aware model for the logic synthesis of quantum-dot cellular automata. IEEE Trans Comput Aided Des Integr Circuits Syst 37:3031\u20133041. https:\/\/doi.org\/10.1109\/tcad.2018.2789782","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"5134_CR22","doi-asserted-by":"publisher","first-page":"1517","DOI":"10.1109\/TCAD.2014.2341926","volume":"33","author":"S Roy","year":"2014","unstructured":"Roy S, Choudhury M, Puri R, Pan DZ (2014) Towards optimal performance-area trade-off in adders by synthesis of parallel prefix structures. IEEE Trans Comput Aided Des Integr Circuits Syst 33:1517\u20131530. https:\/\/doi.org\/10.1109\/TCAD.2014.2341926","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"5134_CR23","doi-asserted-by":"crossref","unstructured":"Sengupta M, Styblinski M (1997) Visualization of trade-offs in optimization of integrated circuits with multiple objectives. In: 1997 IEEE International Symposium on Circuits and Systems (ISCAS). IEEE, pp 1640\u20131643","DOI":"10.1109\/ISCAS.1997.621447"},{"key":"5134_CR24","doi-asserted-by":"publisher","unstructured":"Fazili MM, Shah MF, Naz SF, Shah AP (2022) Survey, taxonomy, and methods of QCA based design techniques\u2013part I: digital circuits. Semicond Sci Technol 37:063001. https:\/\/doi.org\/10.1088\/1361-6641\/ac5ec0","DOI":"10.1088\/1361-6641\/ac5ec0"},{"key":"5134_CR25","doi-asserted-by":"publisher","unstructured":"Fazili MM, Shah MF, Naz SF, Shah AP (2022) Survey, taxonomy, and methods of QCA-based design techniques\u2014part II: reliability and security. Semicond Sci Technol 37:063002. https:\/\/doi.org\/10.1088\/1361-6641\/ac5ec1","DOI":"10.1088\/1361-6641\/ac5ec1"},{"key":"5134_CR26","doi-asserted-by":"publisher","first-page":"476","DOI":"10.1109\/TNANO.2014.2306754","volume":"13","author":"W Liu","year":"2014","unstructured":"Liu W, Lu L, O\u2019Neill M, Swartzlander EE (2014) A first step toward cost functions for quantum-dot cellular automata designs. IEEE Trans Nanotechnol 13:476\u2013487","journal-title":"IEEE Trans Nanotechnol"},{"key":"5134_CR27","doi-asserted-by":"publisher","first-page":"450","DOI":"10.1109\/TETC.2016.2593634","volume":"6","author":"A Roohi","year":"2016","unstructured":"Roohi A, Zand R, Angizi S, DeMara RF (2016) A parity-preserving reversible QCA gate with self-checking cascadable resiliency. IEEE Trans Emerg Top Comput 6:450\u2013459","journal-title":"IEEE Trans Emerg Top Comput"},{"key":"5134_CR28","doi-asserted-by":"publisher","first-page":"3543","DOI":"10.1016\/j.rinp.2017.08.067","volume":"7","author":"MB Khosroshahy","year":"2017","unstructured":"Khosroshahy MB, Moaiyeri MH, Navi K, Bagherzadeh N (2017) An energy and cost efficient majority-based RAM cell in quantum-dot cellular automata. Results Phys 7:3543\u20133551","journal-title":"Results Phys"},{"key":"5134_CR29","doi-asserted-by":"publisher","first-page":"154","DOI":"10.1016\/j.micpro.2017.03.009","volume":"50","author":"MB Khosroshahy","year":"2017","unstructured":"Khosroshahy MB, Moaiyeri MH, Angizi S, Bagherzadeh N, Navi K (2017) Quantum-dot cellular automata circuits with reduced external fixed inputs. Microprocess Microsyst 50:154\u2013163","journal-title":"Microprocess Microsyst"},{"key":"5134_CR30","doi-asserted-by":"publisher","first-page":"1752","DOI":"10.1116\/1.1394729","volume":"19","author":"K Hennessy","year":"2001","unstructured":"Hennessy K, Lent CS (2001) Clocking of molecular quantum-dot cellular automata. J Vac Sci Technol B Microelectron Nanometer Struct Process Meas Phenom 19:1752\u20131755","journal-title":"J Vac Sci Technol B Microelectron Nanometer Struct Process Meas Phenom"},{"key":"5134_CR31","doi-asserted-by":"publisher","first-page":"513","DOI":"10.1109\/tcad.2015.2471996","volume":"35","author":"CAT Campos","year":"2016","unstructured":"Campos CAT, Marciano AL, Vilela Neto OP, Torres FS (2016) USE: A universal, scalable, and efficient clocking scheme for QCA. IEEE Trans Comput Aided Des Integr Circuits Syst 35:513\u2013517. https:\/\/doi.org\/10.1109\/tcad.2015.2471996","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"5134_CR32","doi-asserted-by":"publisher","first-page":"34","DOI":"10.1109\/TCAD.2007.907020","volume":"27","author":"V Vankamamidi","year":"2007","unstructured":"Vankamamidi V, Ottavi M, Lombardi F (2007) Two-dimensional schemes for clocking\/timing of QCA circuits. IEEE Trans Comput Aided Des Integr Circuits Syst 27:34\u201344","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"5134_CR33","doi-asserted-by":"publisher","first-page":"1404","DOI":"10.1109\/49.62819","volume":"8","author":"DG Messerschmitt","year":"1990","unstructured":"Messerschmitt DG (1990) Synchronization in digital system design. IEEE J Sel Areas Commun 8:1404\u20131419","journal-title":"IEEE J Sel Areas Commun"},{"key":"5134_CR34","doi-asserted-by":"publisher","first-page":"525","DOI":"10.1016\/j.mejo.2007.03.013","volume":"38","author":"J Huang","year":"2007","unstructured":"Huang J, Momenzadeh M, Lombardi F (2007) Design of sequential circuits by quantum-dot cellular automata. Microelectron J 38:525\u2013537. https:\/\/doi.org\/10.1016\/j.mejo.2007.03.013","journal-title":"Microelectron J"},{"key":"5134_CR35","doi-asserted-by":"crossref","unstructured":"Lim LA, Ghazali A, Yan SCT, Fat CC (2012) Sequential circuit design using Quantum-dot Cellular Automata (QCA). In: 2012 IEEE International Conference on Circuits and Systems (ICCAS). IEEE, pp 162\u2013167","DOI":"10.1109\/ICCircuitsAndSystems.2012.6408320"},{"key":"5134_CR36","doi-asserted-by":"crossref","unstructured":"Torres FS, et al. (2018) Exploration of the synchronization constraint in quantum-dot cellular automata. In: 2018 21st Euromicro Conference on Digital System Design (DSD). IEEE, pp 642\u2013648","DOI":"10.1109\/DSD.2018.00109"},{"key":"5134_CR37","doi-asserted-by":"publisher","first-page":"23","DOI":"10.1007\/s10773-022-05013-0","volume":"61","author":"M Bagherian Khosroshahy","year":"2022","unstructured":"Bagherian Khosroshahy M, Abdoli A, Rahmani AM (2022) Design and power analysis of an ultra-high speed fault-tolerant full-adder cell in quantum-dot cellular automata. Int J Theor Phys 61:23","journal-title":"Int J Theor Phys"},{"key":"5134_CR38","doi-asserted-by":"publisher","first-page":"116","DOI":"10.1109\/TNANO.2008.2005408","volume":"8","author":"S Srivastava","year":"2008","unstructured":"Srivastava S, Sarkar S, Bhanja S (2008) Estimation of upper bound of power dissipation in QCA circuits. IEEE Trans Nanotechnol 8:116\u2013127","journal-title":"IEEE Trans Nanotechnol"},{"key":"5134_CR39","doi-asserted-by":"publisher","first-page":"163","DOI":"10.1145\/1116696.1116697","volume":"1","author":"J Huang","year":"2005","unstructured":"Huang J, Momenzadeh M, Schiano L, Ottavi M, Lombardi F (2005) Tile-based QCA design using majority-like logic primitives. ACM J Emerg Technol Comput Syst (JETC) 1:163\u2013185. https:\/\/doi.org\/10.1145\/1116696.1116697","journal-title":"ACM J Emerg Technol Comput Syst (JETC)"},{"key":"5134_CR40","doi-asserted-by":"crossref","unstructured":"Wille R, Walter M, Torres FS, Gro\u00dfe D, Drechsler R (2019) Ignore clocking constraints: an alternative physical design methodology for field-coupled nanotechnologies. In: 2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI). IEEE, pp 651\u2013656","DOI":"10.1109\/ISVLSI.2019.00121"},{"key":"5134_CR41","doi-asserted-by":"crossref","unstructured":"Walter M, Wille R, Gro\u00dfe D, Torres FS, Drechsler R (2018) An exact method for design exploration of quantum-dot cellular automata. In: Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, Dresden, Germany, pp 503\u2013508","DOI":"10.23919\/DATE.2018.8342060"},{"key":"5134_CR42","doi-asserted-by":"publisher","first-page":"221","DOI":"10.1186\/1556-276X-7-221","volume":"7","author":"IL Bajec","year":"2012","unstructured":"Bajec IL, Pe\u010dar P (2012) Two-layer synchronized ternary quantum-dot cellular automata wire crossings. Nanoscale Res Lett 7:221. https:\/\/doi.org\/10.1186\/1556-276X-7-221","journal-title":"Nanoscale Res Lett"},{"key":"5134_CR43","doi-asserted-by":"publisher","first-page":"4240","DOI":"10.1088\/0957-4484\/17\/16\/040","volume":"17","author":"CS Lent","year":"2006","unstructured":"Lent CS, Liu M, Lu Y (2006) Bennett clocking of quantum-dot cellular automata and the limits to binary logic scaling. Nanotechnology 17:4240","journal-title":"Nanotechnology"},{"key":"5134_CR44","doi-asserted-by":"publisher","first-page":"1658","DOI":"10.3390\/electronics11101658","volume":"11","author":"A Yan","year":"2022","unstructured":"Yan A, Liu R, Huang Z, Girard P, Wen X (2022) Designs of level-sensitive T flip-flops and polar encoders based on two XOR\/XNOR gates. Electronics 11:1658","journal-title":"Electronics"},{"key":"5134_CR45","doi-asserted-by":"crossref","unstructured":"Amirzadeh Z, Gholami M (2022) Asynchronous counter in QCA technology using novel D flip-flop","DOI":"10.21203\/rs.3.rs-2218002\/v1"},{"key":"5134_CR46","doi-asserted-by":"publisher","first-page":"3419","DOI":"10.1007\/s10773-018-3855-7","volume":"57","author":"AN Bahar","year":"2018","unstructured":"Bahar AN, Laajimi R, Abdullah-Al-Shafi M, Ahmed K (2018) Toward efficient design of flip-flops in quantum-dot cellular automata with power dissipation analysis. Int J Theor Phys 57:3419\u20133428","journal-title":"Int J Theor Phys"},{"key":"5134_CR47","doi-asserted-by":"crossref","unstructured":"Chakrabarty R, Mahato DK, Banerjee A, Choudhuri S, Dey M, Mandal NK (2018) A novel design of flip-flop circuits using quantum dot cellular automata (QCA). In: 2018 IEEE 8th Annual Computing and Communication Workshop and Conference (CCWC). IEEE, pp 408\u2013414","DOI":"10.1109\/CCWC.2018.8301775"},{"key":"5134_CR48","doi-asserted-by":"publisher","first-page":"29","DOI":"10.5121\/vlsic.2016.7303","volume":"7","author":"S Pandey","year":"2016","unstructured":"Pandey S, Singh S, Wairya S (2016) Designing an efficient approach for JK and T flip-flop with power dissipation analysis using QCA. Int J VLSI Des Commun Syst 7:29\u201348","journal-title":"Int J VLSI Des Commun Syst"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-023-05134-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11227-023-05134-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-023-05134-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,17]],"date-time":"2023-05-17T08:37:11Z","timestamp":1684312631000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11227-023-05134-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,3,1]]},"references-count":48,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2023,7]]}},"alternative-id":["5134"],"URL":"https:\/\/doi.org\/10.1007\/s11227-023-05134-1","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,3,1]]},"assertion":[{"value":"21 February 2023","order":1,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"1 March 2023","order":2,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors have no relevant financial or nonfinancial interests to disclose.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Competing interests"}}]}}