{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,29]],"date-time":"2026-04-29T18:44:02Z","timestamp":1777488242685,"version":"3.51.4"},"reference-count":41,"publisher":"Springer Science and Business Media LLC","issue":"11","license":[{"start":{"date-parts":[[2023,3,13]],"date-time":"2023-03-13T00:00:00Z","timestamp":1678665600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,3,13]],"date-time":"2023-03-13T00:00:00Z","timestamp":1678665600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"funder":[{"name":"CENTRIC","award":["This research was funded by the project \u201c119722 \/ Centru pentru transferul de cuno\u0219tin\u021be c\u0103tre \u00eentreprinderi din domeniul ICT \u2013 CENTRIC - \u201d, contract no. 5\/AXA 1\/1.2.3\/G\/13.06.2018, cod SMIS 2014+ 119722 (ID P_40_305), using the infrastructure from the project MANSiD"],"award-info":[{"award-number":["This research was funded by the project \u201c119722 \/ Centru pentru transferul de cuno\u0219tin\u021be c\u0103tre \u00eentreprinderi din domeniul ICT \u2013 CENTRIC - \u201d, contract no. 5\/AXA 1\/1.2.3\/G\/13.06.2018, cod SMIS 2014+ 119722 (ID P_40_305), using the infrastructure from the project MANSiD"]}]},{"name":"CENTRIC","award":["This research was funded by the project \u201c119722 \/ Centru pentru transferul de cuno\u0219tin\u021be c\u0103tre \u00eentreprinderi din domeniul ICT \u2013 CENTRIC - \u201d, contract no. 5\/AXA 1\/1.2.3\/G\/13.06.2018, cod SMIS 2014+ 119722 (ID P_40_305), using the infrastructure from the project MANSiD"],"award-info":[{"award-number":["This research was funded by the project \u201c119722 \/ Centru pentru transferul de cuno\u0219tin\u021be c\u0103tre \u00eentreprinderi din domeniul ICT \u2013 CENTRIC - \u201d, contract no. 5\/AXA 1\/1.2.3\/G\/13.06.2018, cod SMIS 2014+ 119722 (ID P_40_305), using the infrastructure from the project MANSiD"]}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2023,7]]},"DOI":"10.1007\/s11227-023-05151-0","type":"journal-article","created":{"date-parts":[[2023,3,26]],"date-time":"2023-03-26T22:14:51Z","timestamp":1679868891000},"page":"12441-12471","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["FPGA implementation of hardware accelerated RTOS based on real-time event handling"],"prefix":"10.1007","volume":"79","author":[{"given":"Ionel","family":"Zagan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vasile Gheorghi\u021b\u0103","family":"G\u0103itan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2023,3,13]]},"reference":[{"issue":"6","key":"5151_CR1","doi-asserted-by":"publisher","first-page":"401","DOI":"10.1049\/iet-cdt:20070060","volume":"2","author":"S Roman","year":"2008","unstructured":"Roman S, Mecha H, Mozos D, Septien J (2008) Constant complexity scheduling for hardware multitasking in two dimensional reconfigurable field-programmable gate arrays. IET Comput Digital Tech 2(6):401\u2013412. https:\/\/doi.org\/10.1049\/iet-cdt:20070060","journal-title":"IET Comput Digital Tech"},{"key":"5151_CR2","doi-asserted-by":"publisher","first-page":"1062","DOI":"10.3390\/electronics4041062","volume":"4","author":"Y Han","year":"2015","unstructured":"Han Y, Virupakshappa K, Vitor Silva Pinto E, Oruklu E (2015) Hardware\/software co-design of a traffic sign recognition system using Zynq FPGAs. MDPI Electron 4:1062\u20131089","journal-title":"MDPI Electron"},{"key":"5151_CR3","doi-asserted-by":"crossref","unstructured":"Ghugardare RP, Narote SP (2007) Implementing OCR on FPGA, 2007 IET-UK International Conference on Information and Communication Technology in Electrical Sciences (ICTES 2007). pp 805\u2013810","DOI":"10.1049\/ic:20070722"},{"issue":"4","key":"5151_CR4","doi-asserted-by":"publisher","first-page":"897","DOI":"10.1109\/TPDS.2019.2952136","volume":"31","author":"D Derafshi","year":"2020","unstructured":"Derafshi D, Norollah A, Khosroanjam M, Beitollahi H (2020) HRHS: a high-performance real-time hardware scheduler. IEEE Trans Parallel Distrib Syst 31(4):897\u2013908. https:\/\/doi.org\/10.1109\/TPDS.2019.2952136","journal-title":"IEEE Trans Parallel Distrib Syst"},{"key":"5151_CR5","doi-asserted-by":"publisher","unstructured":"Norollah A, Kazemi Z, Sayadi N, Beitollahi H, Fazeli M, Hely D (2021) Efficient scheduling of dependent tasks in many-core real-time system using a hardware scheduler, 2021 IEEE High Performance Extreme Computing Conference (HPEC), Waltham. pp 1\u20137. https:\/\/doi.org\/10.1109\/HPEC49654.2021.9622857","DOI":"10.1109\/HPEC49654.2021.9622857"},{"key":"5151_CR6","doi-asserted-by":"publisher","first-page":"103083","DOI":"10.1016\/j.micpro.2020.103083","volume":"76","author":"L Koh\u00fatka","year":"2020","unstructured":"Koh\u00fatka L, Stopjakov\u00e1 V (2020) Novel efficient on-chip task scheduler for multi-core hard real-time systems. Microprocess Microsyst 76:103083. https:\/\/doi.org\/10.1016\/j.micpro.2020.103083","journal-title":"Microprocess Microsyst"},{"key":"5151_CR7","doi-asserted-by":"publisher","unstructured":"Koh\u00fatka L (2022) A new FPGA\u2014based architecture of task scheduler with support of periodic real-time tasks. 2022 29th International Conference on Mixed Design of Integrated Circuits and System (MIXDES), Wroclaw. pp 77\u201382. https:\/\/doi.org\/10.23919\/MIXDES55591.2022.9838055","DOI":"10.23919\/MIXDES55591.2022.9838055"},{"key":"5151_CR8","doi-asserted-by":"publisher","unstructured":"Koh\u00fatka L (2022) Scheduling periodic real-time tasks with inter-task synchronisation. 2022 11th Mediterranean Conference on Embedded Computing (MECO), Budva. Pp 1\u20134. https:\/\/doi.org\/10.1109\/MECO55406.2022.9797213","DOI":"10.1109\/MECO55406.2022.9797213"},{"key":"5151_CR9","doi-asserted-by":"publisher","unstructured":"Koh\u00fatka L, Stopjakov\u00e1 V (2019) A new hardware-accelerated scheduler for soft real-time tasks. 2019 8th Mediterranean Conference on Embedded Computing (MECO), Budva. pp 1\u20134. https:\/\/doi.org\/10.1109\/MECO.2019.8760040","DOI":"10.1109\/MECO.2019.8760040"},{"key":"5151_CR10","doi-asserted-by":"publisher","unstructured":"Koh\u00fatka L, Stopjakov\u00e1 V (2020) ASIC architecture and implementation of red scheduler for mixed-criticality real-time systems. 2020 27th International Conference on Mixed Design of Integrated Circuits and System (MIXDES), Lodz. pp 83\u201388. https:\/\/doi.org\/10.23919\/MIXDES49814.2020.9156070","DOI":"10.23919\/MIXDES49814.2020.9156070"},{"key":"5151_CR11","doi-asserted-by":"publisher","unstructured":"Ong SE, Lee SC, Ali NBZ, Hussin FAB (2013) SEOS: hardware implementation of real-time operating system for adaptability. 2013 first international symposium on computing and networking, Matsuyama. pp 612\u2013616. https:\/\/doi.org\/10.1109\/CANDAR.2013.110","DOI":"10.1109\/CANDAR.2013.110"},{"issue":"11","key":"5151_CR12","doi-asserted-by":"publisher","first-page":"1215","DOI":"10.1109\/12.895938","volume":"49","author":"M Sung-Whan","year":"2000","unstructured":"Sung-Whan M, Rexford J, Shin KG (2000) Scalable hardware priority queue architectures for high-speed packet switches. IEEE Trans Comput 49(11):1215\u20131227. https:\/\/doi.org\/10.1109\/12.895938","journal-title":"IEEE Trans Comput"},{"key":"5151_CR13","doi-asserted-by":"publisher","unstructured":"Benacer I, Boyer F-R, B\u00e9langer N, Savaria Y (2016) A fast systolic priority queue architecture for a flow-based traffic manager. 2016 14th IEEE International New Circuits and Systems Conference (NEWCAS), Vancouver. pp 1\u20134. https:\/\/doi.org\/10.1109\/NEWCAS.2016.7604761","DOI":"10.1109\/NEWCAS.2016.7604761"},{"key":"5151_CR14","doi-asserted-by":"publisher","unstructured":"Koh\u00fatka L, Stopjakov\u00e1 V (2017) Rocket queue: new data sorting architecture for real-time systems. 2017 IEEE 20th international symposium on design and diagnostics of electronic circuits and systems (DDECS), Dresden. pp 207\u2013212. https:\/\/doi.org\/10.1109\/DDECS.2017.7934573","DOI":"10.1109\/DDECS.2017.7934573"},{"key":"5151_CR15","doi-asserted-by":"publisher","unstructured":"Kohutka L, Nagy L, Stopjakov\u00e1 V (2018) A novel hardware-accelerated priority queue for real-time systems. 2018 21st Euromicro Conference on Digital System Design (DSD), Prague. pp 46\u201353. https:\/\/doi.org\/10.1109\/DSD.2018.00023","DOI":"10.1109\/DSD.2018.00023"},{"key":"5151_CR16","doi-asserted-by":"publisher","first-page":"39","DOI":"10.3390\/jlpea12030039","volume":"12","author":"L Koh\u00fatka","year":"2022","unstructured":"Koh\u00fatka L (2022) Efficiency of priority queue architectures in FPGA. J Low Power Electron Appl 12:39. https:\/\/doi.org\/10.3390\/jlpea12030039","journal-title":"J Low Power Electron Appl"},{"issue":"2","key":"5151_CR17","doi-asserted-by":"publisher","first-page":"46","DOI":"10.1109\/LES.2018.2864094","volume":"11","author":"LP Dantas","year":"2019","unstructured":"Dantas LP, de Azevedo RJ, Gimenez SP (2019) A novel processor architecture with a hardware microkernel to improve the performance of task-based systems. IEEE Embed Syst Lett 11(2):46\u201349. https:\/\/doi.org\/10.1109\/LES.2018.2864094","journal-title":"IEEE Embed Syst Lett"},{"key":"5151_CR18","doi-asserted-by":"publisher","first-page":"850","DOI":"10.1007\/s11241-019-09340-0","volume":"55","author":"R Tabish","year":"2019","unstructured":"Tabish R, Mancuso R, Wasly S et al (2019) A real-time scratchpad-centric OS with predictable inter\/intra-core communication for multi-core embedded systems. Real-Time Syst 55:850\u2013888. https:\/\/doi.org\/10.1007\/s11241-019-09340-0","journal-title":"Real-Time Syst"},{"key":"5151_CR19","doi-asserted-by":"publisher","first-page":"391","DOI":"10.1007\/s11241-020-09352-1","volume":"56","author":"C Leng","year":"2020","unstructured":"Leng C, Qiao Y, Hu XS et al (2020) Co-scheduling aperiodic real-time tasks with end-to-end firm and soft deadlines in two-stage systems. Real-Time Syst 56:391\u2013451. https:\/\/doi.org\/10.1007\/s11241-020-09352-1","journal-title":"Real-Time Syst"},{"key":"5151_CR20","doi-asserted-by":"publisher","first-page":"5","DOI":"10.1145\/3412816.3412817","volume":"20","author":"L Abeni","year":"2020","unstructured":"Abeni L, Cucinotta T (2020) EDF scheduling of real-time tasks on multiple cores: adaptive partitioning vs. global scheduling. ACM SIGAPP Appl Comput Rev 20:5\u201318. https:\/\/doi.org\/10.1145\/3412816.3412817","journal-title":"ACM SIGAPP Appl Comput Rev"},{"key":"5151_CR21","doi-asserted-by":"publisher","unstructured":"Platzer MD, Puschner P (2021) Vicuna: a timing-predictable RISC-V vector coprocessor for scalable parallel computation. 33rd Euromicro Conference on Real-Time Systems (ECRTS 2021). https:\/\/doi.org\/10.4230\/LIPIcs.ECRTS.2021.1","DOI":"10.4230\/LIPIcs.ECRTS.2021.1"},{"key":"5151_CR22","unstructured":"Kuacharoen P, Shalan M, Mooney III VJ(2003) A configurable hardware scheduler for real-time systems. Proc. engineering of reconfigurable systems and algorithms. Pp 95\u2013101"},{"key":"5151_CR23","doi-asserted-by":"publisher","unstructured":"W\u0142ostowski T, Serrano J, Vaga F (2015) Developing distributed hard-real time software systems using fpgas and soft cores. 15th International Conference on Accelerator and Large Experimental Physics Control Systems, Melbourne. pp 17\u201323. Pp THHA2I01. https:\/\/doi.org\/10.18429\/JACoW-ICALEPCS2015-THHA2I01","DOI":"10.18429\/JACoW-ICALEPCS2015-THHA2I01"},{"key":"5151_CR24","doi-asserted-by":"publisher","unstructured":"Li S, Wei Y, Ju L (2019) Automatic data placement for CPU-FPGA heterogeneous multiprocessor System-on-Chips. 2019 Design, Automation and Test in Europe Conference and Exhibition (DATE). pp 1379\u20131384. https:\/\/doi.org\/10.23919\/DATE.2019.8715190","DOI":"10.23919\/DATE.2019.8715190"},{"key":"5151_CR25","doi-asserted-by":"publisher","first-page":"249","DOI":"10.1109\/ISVLSI.2012.51","volume":"2012","author":"O Arnold","year":"2012","unstructured":"Arnold O, Noethen B, Fettweis G (2012) Instruction set architecture extensions for a dynamic task scheduling unit. IEEE Comput Soc Annu Symp on VLSI 2012:249\u2013254. https:\/\/doi.org\/10.1109\/ISVLSI.2012.51","journal-title":"IEEE Comput Soc Annu Symp on VLSI"},{"key":"5151_CR26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2346542","author":"VG Gaitan","year":"2015","unstructured":"Gaitan VG, Gaitan NC, Ungurean I (2015) CPU architecture based on a hardware scheduler and independent pipeline registers. IEEE Trans Very Larg Scale Integr VLSI Syst. https:\/\/doi.org\/10.1109\/TVLSI.2014.2346542","journal-title":"IEEE Trans Very Larg Scale Integr VLSI Syst"},{"key":"5151_CR27","doi-asserted-by":"publisher","first-page":"211","DOI":"10.3390\/electronics8020211","volume":"8","author":"I Zagan","year":"2019","unstructured":"Zagan I, G\u0103itan VG (2019) Hardware RTOS: custom scheduler implementation based on multiple pipeline registers and MIPS32 architecture. Electronics 8:211. https:\/\/doi.org\/10.3390\/electronics8020211","journal-title":"Electronics"},{"issue":"1","key":"5151_CR28","doi-asserted-by":"publisher","first-page":"137","DOI":"10.4316\/AECE.2018.01017","volume":"18","author":"E-E Ciobanu","year":"2018","unstructured":"Ciobanu E-E (2018) The events priority in the nMPRA and consumption of resources analysis on the FPGA. Adv Electr Comput Eng 18(1):137\u2013144. https:\/\/doi.org\/10.4316\/AECE.2018.01017","journal-title":"Adv Electr Comput Eng"},{"key":"5151_CR29","doi-asserted-by":"publisher","unstructured":"Gemirter CB, K\u00fc\u00e7\u00fck G (2021) Fine-tuning throughput and QoS on SMT Cores. 2021 6th International Conference on Computer Science and Engineering (UBMK). pp 581\u2013586. https:\/\/doi.org\/10.1109\/UBMK52708.2021.9559021","DOI":"10.1109\/UBMK52708.2021.9559021"},{"key":"5151_CR30","doi-asserted-by":"publisher","unstructured":"Osborne SH, Bakita J, Chen J, Yandrofski T, Anderson JH (2022) Minimizing DAG utilization by exploiting SMT. 2022 IEEE 28th real-time and embedded technology and applications symposium (RTAS). pp 267\u2013280. https:\/\/doi.org\/10.1109\/RTAS54340.2022.00029","DOI":"10.1109\/RTAS54340.2022.00029"},{"key":"5151_CR31","doi-asserted-by":"publisher","first-page":"2637","DOI":"10.3390\/math10152637","volume":"10","author":"I Zagan","year":"2022","unstructured":"Zagan I, G\u0103itan VG (2022) Designing a custom CPU architecture based on hardware RTOS and dynamic preemptive scheduler. Mathematics 10:2637. https:\/\/doi.org\/10.3390\/math10152637","journal-title":"Mathematics"},{"key":"5151_CR32","unstructured":"Dodiu E, Gaitan VG (2013) Central processing unit with combined into a bank pipeline registers. DE grant DE202012104250U1"},{"key":"5151_CR33","unstructured":"Ayers G (2018) eXtensible Utah Multicore (XUM) project at the University of Utah, 2011\u20132012. Available online: http:\/\/opencores.org\/project,mips32r1 (accessed on May 2018)"},{"key":"5151_CR34","doi-asserted-by":"publisher","unstructured":"Oghostinos AE, Moussa K, Elnaggar A, AbdAlRhman A, Soltan A (2022) Single-cycle MIPS processor based on configurable approximate adder. 2022 11th International Conference on Modern Circuits and Systems Technologies (MOCAST). pp 1\u20134. https:\/\/doi.org\/10.1109\/MOCAST54814.2022.9837642","DOI":"10.1109\/MOCAST54814.2022.9837642"},{"issue":"3","key":"5151_CR35","doi-asserted-by":"publisher","first-page":"890","DOI":"10.1109\/TIE.2009.2028359","volume":"58","author":"ASR Oliveira","year":"2011","unstructured":"Oliveira ASR, Almeida L, Ferrari AdB (2011) The ARPA-MT embedded SMT processor and its RTOS hardware accelerator. IEEE Trans Ind Electron 58(3):890\u2013904. https:\/\/doi.org\/10.1109\/TIE.2009.2028359","journal-title":"IEEE Trans Ind Electron"},{"key":"5151_CR36","unstructured":"Yiu J (2019) System-on-chip design with Arm Cortex-M Processors. Arm Education Media"},{"key":"5151_CR37","unstructured":"Amber Open Source Project User Guide. Available online: https:\/\/opencores.org\/websvn,filedetails?repname=amber&path=%2Famber%2Ftrunk%2Fdoc%2Famber-user-guide.pdf (accessed on May 2021)"},{"key":"5151_CR38","doi-asserted-by":"publisher","unstructured":"Zimmer M, Broman D, Shaver C, Lee, FlexPRET EA (2014) A processor platform for mixed-criticality systems. In: Proceedings of the 2014 IEEE 19th real-time and embedded technology and applications symposium (RTAS), Berlin. 15\u201317 April 2014. pp 101\u2013110. https:\/\/doi.org\/10.1109\/rtas.2014.6925994","DOI":"10.1109\/rtas.2014.6925994"},{"key":"5151_CR39","unstructured":"Xilinx. MicroBlaze Soft Processor Core (2017) Available online: https:\/\/www.xilinx.com\/products\/design-tools\/microblaze.html (accessed on Februray 2021)"},{"key":"5151_CR40","doi-asserted-by":"publisher","unstructured":"Wen-Ting Zhang et al (2007) Design of heterogeneous MPSoC on FPGA. 2007 7th International Conference on ASIC pp 102\u2013105. https:\/\/doi.org\/10.1109\/ICASIC.2007.4415577","DOI":"10.1109\/ICASIC.2007.4415577"},{"key":"5151_CR41","unstructured":"RENESAS (2018) Issues with real time performance in conventional RTOS and performance improvements through HW-RTOS. HW-RTOS. Real Time OS in Hardware, R70WP0002EJ0100, September 2018"}],"updated-by":[{"DOI":"10.1007\/s11227-023-05229-9","type":"correction","label":"Correction","source":"publisher","updated":{"date-parts":[[2023,4,12]],"date-time":"2023-04-12T00:00:00Z","timestamp":1681257600000}}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-023-05151-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11227-023-05151-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-023-05151-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,9]],"date-time":"2023-06-09T07:20:27Z","timestamp":1686295227000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11227-023-05151-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,3,13]]},"references-count":41,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2023,7]]}},"alternative-id":["5151"],"URL":"https:\/\/doi.org\/10.1007\/s11227-023-05151-0","relation":{"correction":[{"id-type":"doi","id":"10.1007\/s11227-023-05229-9","asserted-by":"object"}]},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,3,13]]},"assertion":[{"value":"28 February 2023","order":1,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"13 March 2023","order":2,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"12 April 2023","order":3,"name":"change_date","label":"Change Date","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"Correction","order":4,"name":"change_type","label":"Change Type","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"A Correction to this paper has been published:","order":5,"name":"change_details","label":"Change Details","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"https:\/\/doi.org\/10.1007\/s11227-023-05229-9","URL":"https:\/\/doi.org\/10.1007\/s11227-023-05229-9","order":6,"name":"change_details","label":"Change Details","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declared that they have no conflicts of interest to this work.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}]}}