{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,15]],"date-time":"2025-04-15T06:14:33Z","timestamp":1744697673405},"reference-count":65,"publisher":"Springer Science and Business Media LLC","issue":"15","license":[{"start":{"date-parts":[[2023,5,7]],"date-time":"2023-05-07T00:00:00Z","timestamp":1683417600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,5,7]],"date-time":"2023-05-07T00:00:00Z","timestamp":1683417600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2023,10]]},"DOI":"10.1007\/s11227-023-05208-0","type":"journal-article","created":{"date-parts":[[2023,5,7]],"date-time":"2023-05-07T14:01:26Z","timestamp":1683468086000},"page":"17208-17246","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Adaptive distribution of control messages for improving bandwidth utilization in multiple NoC"],"prefix":"10.1007","volume":"79","author":[{"given":"Sonal","family":"Yadav","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vijay","family":"Laxmi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hemangee","family":"Kapoor","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manoj Singh","family":"Gaur","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amit","family":"Kumar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2023,5,7]]},"reference":[{"key":"5208_CR1","series-title":"Lecture notes in networks and systems","first-page":"425","volume-title":"Soft computing: theories and applications","author":"S Yadav","year":"2022","unstructured":"Yadav S (2022) Interconnect paradigm shift towards networks-on-chip in manycore processors: a review on challenges. In: Kumar R, Ahn CW, Sharma TK, Verma OP, Agarwal A (eds) Soft computing: theories and applications. Lecture notes in networks and systems. Springer, Cham, p 425"},{"issue":"2020","key":"5208_CR2","doi-asserted-by":"publisher","first-page":"185992","DOI":"10.1109\/ACCESS.2020.3030606","volume":"8","author":"AA Morgan","year":"2020","unstructured":"Morgan AA, Hassan AS, Watheq El-Kharashi M, Tawfik A (2020) NoC$$^2$$: an efficient interfacing approach for heavily-communicating NoC-based systems. IEEE Access 8(2020):185992\u2013186011","journal-title":"IEEE Access"},{"key":"5208_CR3","doi-asserted-by":"crossref","unstructured":"Zhang C, Zhao C, He J, Chen S, Zheng L, Huang K, Han W, Zhai J (2021) Critique of planetary normal mode computation: parallel algorithms, performance, and reproducibility by SCC Team From Tsinghua University. IEEE Trans Parallel Distribut Syst 32(11):2631\u20132634","DOI":"10.1109\/TPDS.2020.3049025"},{"issue":"9","key":"5208_CR4","doi-asserted-by":"publisher","first-page":"9597","DOI":"10.1007\/s11227-021-03642-6","volume":"77","author":"J-H Kang","year":"2021","unstructured":"Kang J-H, Hwang J, Hyung JS, Ryu H (2021) High-performance simulations of turbulent boundary layer flow using Intel Xeon Phi many-core processors. J Supercomput 77(9):9597\u20139614","journal-title":"J Supercomput"},{"key":"5208_CR5","doi-asserted-by":"crossref","unstructured":"Ginosar R (2021) The plural many-core architecture-high performance at low power. In: Multi-processor system-on-chip 1: architectures, pp. 53-68","DOI":"10.1002\/9781119818298.ch3"},{"issue":"2013","key":"5208_CR6","doi-asserted-by":"publisher","first-page":"320","DOI":"10.1145\/2508148.2485950","volume":"41","author":"R Das","year":"2013","unstructured":"Das R, Narayanasamy S, Satpathy SK, Dreslinski RG (2013) Catnap: energy proportional multiple network-on-chip. ACM SIGARCH Comput Archit News 41(2013):320\u2013331","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"5208_CR7","doi-asserted-by":"publisher","first-page":"286","DOI":"10.1016\/j.vlsi.2022.10.004","volume":"88","author":"W Zhou","year":"2023","unstructured":"Zhou W, Ouyang Y, Li J, Dongyu X (2023) A transparent virtual channel power gating method for on-chip network routers. Integration 88:286\u2013297","journal-title":"Integration"},{"key":"5208_CR8","doi-asserted-by":"crossref","unstructured":"Yadav S, Laxmi V, Gaur MS, Kapoor HK (2019) Improving static power efficiency via placement of network demultiplexer over control plane of router in multi-NoCs. In: Proceedings of 56th ACM\/IEEE Design Automation Conference (DAC). IEEE, pp. 1\u20132","DOI":"10.1145\/3316781.3322471"},{"issue":"2022","key":"5208_CR9","doi-asserted-by":"publisher","first-page":"6664","DOI":"10.1007\/s11227-021-04098-4","volume":"78","author":"S Yadav","year":"2022","unstructured":"Yadav S, Raj R (2022) Power efficient network selector placement in control plane of multiple networks-on-chip. J Supercomput 78(2022):6664\u20136695","journal-title":"J Supercomput"},{"key":"5208_CR10","doi-asserted-by":"crossref","unstructured":"Zhou W, Ouyang Y, Xu D, Huang Z, Liang H, Wen X (2023) Energy-efficient multiple network-on-chip architecture With bandwidth expansion. IEEE Trans Very Large Scale Integr (VLSI) Syst Preprint 1\u201314","DOI":"10.1109\/TVLSI.2023.3244859"},{"key":"5208_CR11","doi-asserted-by":"crossref","unstructured":"Yoon YJ, Concer N, Petracca M, Carloni L (2010) Virtual channels vs. multiple physical networks: a comparative analysis. In: Proceedings of 47th Conference on Design Automation Conference (DAC), ACM\/EDAC\/IEEE, pp. 162\u2013165","DOI":"10.1145\/1837274.1837315"},{"key":"5208_CR12","doi-asserted-by":"crossref","unstructured":"Yadav S, Laxmi V, Gaur MS (2020) Multiple-NoC exploration and customization for energy efficient traffic distribution. In: IFIP\/IEEE 28th International Conference on Very Large Scale Integration (VLSI-SOC). IEEE, pp. 200-201","DOI":"10.1109\/VLSI-SOC46417.2020.9344101"},{"issue":"3","key":"5208_CR13","doi-asserted-by":"publisher","first-page":"675","DOI":"10.1109\/TPDS.2019.2942589","volume":"31","author":"S Hesham","year":"2020","unstructured":"Hesham S, Goehringer D, Abd MA, Ghany E (2020) HPPT-NoC: a dark-silicon inspired hierarchical TDM NoC with efficient power-performance trading. IEEE Trans Parallel Distrib Syst 31(3):675\u2013694","journal-title":"IEEE Trans Parallel Distrib Syst"},{"issue":"2017","key":"5208_CR14","doi-asserted-by":"publisher","first-page":"8","DOI":"10.1109\/MDAT.2016.2633408","volume":"34","author":"M Shafique","year":"2017","unstructured":"Shafique M, Garg S (2017) Computing in the dark silicon era: current trends and research challenges. IEEE Des Test 34(2017):8\u201323","journal-title":"IEEE Des Test"},{"key":"5208_CR15","doi-asserted-by":"crossref","unstructured":"Yao Y (2023) Game-of-life temperature-aware DVFS strategy for tile-based chip many-core processor. IEEE J Emerging Sel Top Circuits Syst","DOI":"10.1109\/JETCAS.2023.3244763"},{"key":"5208_CR16","doi-asserted-by":"crossref","unstructured":"Li Z, Miguel JS, Jerger NE (2016) The runahead network-on-chip. In: 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, pp. 333\u2013344","DOI":"10.1109\/HPCA.2016.7446076"},{"key":"5208_CR17","doi-asserted-by":"crossref","unstructured":"Liu Z, Li G, Cheng J (2023) Efficient accelerator\/network co-search with circular greedy reinforcement learning. IEEE Trans Circuits Syst II","DOI":"10.1109\/TCSII.2023.3237912"},{"key":"5208_CR18","doi-asserted-by":"crossref","unstructured":"Lu H, Yan G, Han Y, Wang Y, Li X (2015) ShuttleNoC: boosting on-chip communication efficiency by enabling localized power adaptation. In: Proceedings of 20th Asia and South Pacific Design Automation Conference, IEEE, pp. 142\u2013147","DOI":"10.1109\/ASPDAC.2015.7058995"},{"key":"5208_CR19","doi-asserted-by":"publisher","first-page":"1438","DOI":"10.1109\/TCAD.2018.2855165","volume":"38","author":"H Lu","year":"2019","unstructured":"Lu H, Chang Y, Yan G, Lin N, Wei X, Li X (2019) ShuttleNoC: power-adaptable communication infrastructure for many-core processors. IEEE Trans Comput Aided Des Integr Circuits Syst 38:1438\u20131451","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"5208_CR20","doi-asserted-by":"crossref","unstructured":"Asadi B, Zia SM, Al-Khafaji HMR, Mohamadian A (2023) Network-on-chip and photonic network-on-chip basic concepts: a survey. J Electron Test","DOI":"10.1007\/s10836-023-06046-x"},{"key":"5208_CR21","doi-asserted-by":"publisher","first-page":"1906","DOI":"10.1109\/TCAD.2013.2276399","volume":"32","author":"YJ Yoon","year":"2013","unstructured":"Yoon YJ, Concer N, Petracca M, Carloni LP (2013) Virtual channels and multiple physical networks: two alternatives to improve NoC performance. IEEE Trans Comput Aided Des Integr Circuits Syst 32:1906\u20131919","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"5208_CR22","doi-asserted-by":"crossref","unstructured":"Li X, Yan G, Liu C (2023) Fault-tolerant network-on-chip. In: Built-in fault-tolerant computing paradigm for resilient large-scale chip design. Springer: Singapore","DOI":"10.1007\/978-981-19-8551-5"},{"key":"5208_CR23","doi-asserted-by":"publisher","first-page":"39","DOI":"10.1016\/j.sysarc.2018.10.001","volume":"92","author":"N Kadri","year":"2019","unstructured":"Kadri N, Koudil M (2019) A survey on fault-tolerant application mapping techniques for Network-on-Chip. J Syst Archit 92:39\u201352","journal-title":"J Syst Archit"},{"key":"5208_CR24","doi-asserted-by":"crossref","unstructured":"Sep\u00falveda J, Fl\u00f3rez D, Gogniat G (2015) Reconfigurable security architecture for disrupted protection zones in NoC-based MPSoCs. In: Proceedings of 10th International Symposium on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC). IEEE, pp. 1\u20138","DOI":"10.1109\/ReCoSoC.2015.7238098"},{"key":"5208_CR25","doi-asserted-by":"crossref","unstructured":"Ali U, Sahni SAR, Khan O (2023) Characterization of timing-based software side-channel attacks and mitigations on network-on-chip hardware. J Emerg Technol Comput Syst","DOI":"10.1145\/3585519"},{"issue":"2020","key":"5208_CR26","doi-asserted-by":"publisher","DOI":"10.1016\/j.compeleceng.2020.106578","volume":"83","author":"M Baharloo","year":"2020","unstructured":"Baharloo M, Aligholipour R, Abdollahi M, Khonsari A (2020) ChangeSUB: a power efficient multiple network-on-chip architecture. Comput Electr Eng 83(2020):106578","journal-title":"Comput Electr Eng"},{"issue":"2021","key":"5208_CR27","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3462700","volume":"20","author":"R Aligholipour","year":"2021","unstructured":"Aligholipour R, Baharloo M, Farzaneh B, Abdollahi M, Khonsari A (2021) TAMA: turn-aware mapping and architecture: a power-efficient network-on-chip approach. ACM Trans Embed Comput Syst 20(2021):1\u201324","journal-title":"ACM Trans Embed Comput Syst"},{"key":"5208_CR28","unstructured":"Rovinski A (2022) Towards free, open, and ubiquitous hardware design. University of Michigan, PhD dissertation"},{"key":"5208_CR29","volume-title":"Network-on-Chip: architecture, optimization, and design explorations","year":"2022","unstructured":"Alimi I, Aboderin O, Muga NJ, Teixeira AL (eds) (2022). IntechOpen, England"},{"key":"5208_CR30","doi-asserted-by":"publisher","first-page":"6538","DOI":"10.1007\/s11227-022-04910-9","volume":"79","author":"A Alagarsamy","year":"2023","unstructured":"Alagarsamy A, Mahilmaran S, Gopalakrishnan L, Ko S-B (2023) SaHNoC: an optimal energy efficient hybrid networks-on-chip architecture. J Supercomp 79:6538\u20136559","journal-title":"J Supercomp"},{"key":"5208_CR31","doi-asserted-by":"crossref","unstructured":"Yadav S, Laxmi V, Gaur MS (2016) A power efficient dual link mesh NOC architecture to support nonuniform traffic arbitration at routing logic. In: Proceedings of the 29th International Conference on VLSI Design (VLSID). IEEE, pp. 69\u201374","DOI":"10.1109\/VLSID.2016.104"},{"key":"5208_CR32","doi-asserted-by":"crossref","unstructured":"Yadav S (2022) A study on requests serialization in directory-based protocol for MESI cache coherence protocol. In: Soft Computing: Theories and Applications: Proceedings of SoCTA 2021. Springer, pp. 761\u2013768","DOI":"10.1007\/978-981-19-0707-4_69"},{"key":"5208_CR33","doi-asserted-by":"crossref","unstructured":"Yadav S, Laxmi V, Kapoor HK, Gaur MS, Zwolinski M (2018) A power efficient crossbar arbitration in multi-NoC for multicast and broadcast traffic. In: Proceedings of International Conference on IEEE International Symposium on Smart Electronic Systems (IEEE-iSES). IEEE","DOI":"10.1109\/iSES.2018.00060"},{"key":"5208_CR34","doi-asserted-by":"crossref","unstructured":"Yadav S, Laxmi V, Gaur MS, Bhargava M (2015) C$$^2$$ -DLM: cache coherence aware dual link mesh for on-chip interconnect. In: Proceedings 19th IEEE International Symposium on VLSI Design and Test, IEEE","DOI":"10.1109\/ISVDAT.2015.7208068"},{"key":"5208_CR35","doi-asserted-by":"publisher","first-page":"104464","DOI":"10.1016\/j.micpro.2022.104464","volume":"90","author":"W Zhou","year":"2022","unstructured":"Zhou W, Ouyang Y, Lu Y, Liang H (2022) A router architecture with dual input and dual output channels for Networks-on-Chip. Microprocess Microsyst 90:104464","journal-title":"Microprocess Microsyst"},{"key":"5208_CR36","doi-asserted-by":"crossref","unstructured":"Yoon YJ (2017) Design and optimization of Networks-on-Chip for future heterogeneous systems-on-chip. Thesis of Columbia University","DOI":"10.1145\/3130218.3130238"},{"key":"5208_CR37","doi-asserted-by":"crossref","unstructured":"Volos S, Seiculescu C, Grot B, Pour NK, Falsafi B, Micheli G de (2012) CCNoC: specializing on-chip interconnects for energy efficiency in cache-coherent servers. In: IEEE\/ACM Sixth International Symposium on Networks-on-Chip. IEEE, pp. 67\u201374","DOI":"10.1109\/NOCS.2012.15"},{"key":"5208_CR38","doi-asserted-by":"publisher","first-page":"45","DOI":"10.1016\/bs.adcom.2021.09.003","volume":"2022","author":"A Mirhosseinia","year":"2022","unstructured":"Mirhosseinia A, Sadrosadatib M, Soltanic B, Sarbazi-Azadb H (2022) A power-performance balanced network-on-chip for mixed CPU-GPU systems. Adv Comput 2022:45","journal-title":"Adv Comput"},{"key":"5208_CR39","doi-asserted-by":"crossref","unstructured":"Balfour J, Dally WJ (2006) Design tradeoffs for tiled CMP on-chip networks. In: ACM International Conference on Supercomputing 25th Anniversary Volume. ACM, pp. 390\u2013401","DOI":"10.1145\/1183401.1183430"},{"key":"5208_CR40","doi-asserted-by":"crossref","unstructured":"Kunthara RG, James RK, Sleeba SZ, Jose J (2022) DAReS: deflection aware rerouting between subnetworks in bufferless on-chip networks. In: Proceedings of the Great Lakes Symposium on VLSI, pp. 211\u2013216","DOI":"10.1145\/3526241.3530332"},{"key":"5208_CR41","doi-asserted-by":"crossref","unstructured":"Miguel JS, Jerger NE (2015) Data criticality in network on chip design. In: Proceedings of the 9th International Symposium on Networks-on-Chip (NOCS). ACM, pp. 1\u20138","DOI":"10.1145\/2786572.2786593"},{"key":"5208_CR42","doi-asserted-by":"crossref","unstructured":"Mishra AK, Mutlu O, Das CR (2013) A heterogeneous multiple network-on-chip design: an application-aware approach. In: 50th ACM\/EDAC\/IEEE Design Automation Conference (DAC). IEEE, pp. 1\u201310","DOI":"10.1145\/2463209.2488779"},{"issue":"5s","key":"5208_CR43","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3358176","volume":"18","author":"SK Mandal","year":"2019","unstructured":"Mandal SK, Ayoub R, Kishinevsky M, Ogras UY (2019) Analytical performance models for NoCs with multiple priority traffic classes. ACM Trans Embed Comput Syst (TECS) 18(5s):1\u201321","journal-title":"ACM Trans Embed Comput Syst (TECS)"},{"key":"5208_CR44","doi-asserted-by":"crossref","unstructured":"Buckler M, Burleson W, Sadowski G (2013) Low-power networks-on-chip: progress and remaining challenges. In: International Symposium on Low Power Electronics and Design (ISLPED). IEEE, pp. 132\u2013134","DOI":"10.1109\/ISLPED.2013.6629279"},{"key":"5208_CR45","doi-asserted-by":"publisher","first-page":"9","DOI":"10.1016\/j.vlsi.2022.11.004","volume":"89","author":"M Trik","year":"2023","unstructured":"Trik M, Akhavan H, Bidgoli AM, Molk AMNG, Vashani H, Mozaffari SP (2023) A new adaptive selection strategy for reducing latency in networks on chip. Integration 89:9\u201324","journal-title":"Integration"},{"key":"5208_CR46","doi-asserted-by":"crossref","unstructured":"Trik M, Molk AMNG, Ghasemi F, Pouryeganeh P (2022) A hybrid selection strategy based on traffic analysis for improving performance in networks on chip. J Sensors, 3112170","DOI":"10.1155\/2022\/3112170"},{"key":"5208_CR47","doi-asserted-by":"crossref","unstructured":"Ofori-Attah E, Agyeman MO (2017) A survey of low power NoC design techniques. In: Proceedings of the 2nd International Workshop on Advanced Interconnect Solutions and Technologies for Emerging Computing Systems (AISTECS \u201917). Association for Computing Machinery, New York, NY, USA, pp. 22\u201327","DOI":"10.1145\/3073763.3073767"},{"key":"5208_CR48","doi-asserted-by":"publisher","first-page":"129245","DOI":"10.1109\/ACCESS.2022.3227460","volume":"10","author":"R Singh","year":"2022","unstructured":"Singh R, Bohra M, Hemrajani P, Kalla A, Bhatt DP, Purohit N, Daneshtalab M (2022) Review, analysis, and implementation of path selection strategies for 2D NoCs. IEEE Access 10:129245\u2013129268","journal-title":"IEEE Access"},{"key":"5208_CR49","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2020.101807","volume":"108","author":"F Rad","year":"2020","unstructured":"Rad F, Reshadi M, Khademzadeh A (2020) A survey and taxonomy of congestion control mechanisms in wireless network on chip. J Syst Archit 108:101807","journal-title":"J Syst Archit"},{"key":"5208_CR50","unstructured":"Fang Z, Cheng L, Vangal SR (2009) Using criticality information to route cache coherency communications. U.S. Patent US20090300292 A1"},{"key":"5208_CR51","doi-asserted-by":"crossref","unstructured":"Nicopoulos CA, Park D, Kim J, Vijaykrishnan N, Yousif MS, Das CR (2006) ViChaR: a dynamic virtual channel regulator for network-on-chip routers. In: Proceedings of the Thirty-ninth IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201906), Orlando, FL, pp. 333\u2013346","DOI":"10.1109\/MICRO.2006.50"},{"key":"5208_CR52","doi-asserted-by":"crossref","unstructured":"Lai M, Wang Z, Gao L, Lu H, Dai K (2008) A dynamically-allocated virtual channel architecture with congestion awareness for on-chip routers. In: Proceedings of the Forty-fifth ACM\/IEEE Design Automation Conference, Anaheim, CA, pp. 630\u2013633","DOI":"10.1145\/1391469.1391630"},{"key":"5208_CR53","doi-asserted-by":"publisher","DOI":"10.1016\/j.nancom.2020.100321","volume":"26","author":"M Baharloo","year":"2020","unstructured":"Baharloo M, Khonsari A, Dolati M, Shiri P, Ebrahimi M, Rahmati D (2020) Traffic-aware performance optimization in Real-time wireless network on chip. Nano Commun Netw 26:100321","journal-title":"Nano Commun Netw"},{"issue":"2022","key":"5208_CR54","first-page":"1","volume":"1","author":"V Gogte","year":"2022","unstructured":"Gogte V, Kolli A, Wenisch TF (2022) A primer on memory persistency. Synth Lect Comput Architect 1(2022):1\u2013115","journal-title":"Synth Lect Comput Architect"},{"issue":"2011","key":"5208_CR55","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2024716.2024718","volume":"39","author":"N Binkert","year":"2011","unstructured":"Binkert N, Beckmann B, Black G, Reinhardt SK, Saidi A, Basu A, Hestness J, Hower DR, Krishna T, Sardashti S et al (2011) The gem5 simulator. ACM SIGARCH Comput Archit News 39(2011):1\u20137","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"5208_CR56","doi-asserted-by":"publisher","unstructured":"Semakin A (2021) Simulation of a multi-core computer system in the gem5 simulator. In: AIP Conference Proceedings. https:\/\/doi.org\/10.1063\/5.0035841","DOI":"10.1063\/5.0035841"},{"key":"5208_CR57","doi-asserted-by":"crossref","unstructured":"Maron CAF, Vogel A, Griebler D, Fernandes LG (2019) Should PARSEC benchmarks be more parametric? a case study with Dedup. In: 2019 27th Euromicro International Conference on Parallel, Distributed and Network-Based Processing (PDP), pp. 217\u2013221. IEEE","DOI":"10.1109\/EMPDP.2019.8671592"},{"key":"5208_CR58","unstructured":"Krishna T (2017) A detailed on-chip network model inside a full-system simulator. In: Gem5 Workshop. ARM Research Summit"},{"key":"5208_CR59","doi-asserted-by":"crossref","unstructured":"Zhang H, Chen Y, Huang Z, Xia C, Liang J, Gu H (2021) Comparative analysis of simulators for optical network-on-chip (ONoC). In: 12th International Symposium on Parallel Architectures, Algorithms and Programming (PAAP), IEEE, pp. 19\u201323","DOI":"10.1109\/PAAP54281.2021.9720307"},{"issue":"1","key":"5208_CR60","first-page":"4","volume":"10","author":"MAJ Sethi","year":"2017","unstructured":"Sethi MAJ, Hussin FA, Hamid NH (2017) Network-on-Chip (NoC) topologies and performance: a review. Rev Netw Chip Archit 10(1):4\u201329","journal-title":"Rev Netw Chip Archit"},{"issue":"1","key":"5208_CR61","doi-asserted-by":"publisher","first-page":"82","DOI":"10.1080\/03610926.2020.1743313","volume":"51","author":"RM Vogel","year":"2022","unstructured":"Vogel RM (2022) The geometric mean? Commun Stat Theory Methods 51(1):82\u201394","journal-title":"Commun Stat Theory Methods"},{"issue":"2020","key":"5208_CR62","doi-asserted-by":"publisher","first-page":"577","DOI":"10.1109\/TC.2019.2959307","volume":"69","author":"X Xiang","year":"2020","unstructured":"Xiang X, Sigdel P, Tzeng N-F (2020) Bufferless network-on-chips with bridged multiple subnetworks for deflection reduction and energy savings. IEEE Trans Comput 69(2020):577\u2013590","journal-title":"IEEE Trans Comput"},{"issue":"2018","key":"5208_CR63","doi-asserted-by":"publisher","first-page":"104","DOI":"10.1016\/j.micpro.2018.09.001","volume":"63","author":"M Baharloo","year":"2018","unstructured":"Baharloo M, Khonsari A (2018) A low-power wireless-assisted multiple network-on-chip. Microprocess Microsyst 63(2018):104\u2013115","journal-title":"Microprocess Microsyst"},{"issue":"2016","key":"5208_CR64","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2961027","volume":"15","author":"K Duraisamy","year":"2016","unstructured":"Duraisamy K, Hao L, Pande PP, Kalyanaraman A (2016) High-performance and energy-efficient network-on-chip architectures for graph analytics. ACM Trans Embed Comput Syst 15(2016):1\u201326","journal-title":"ACM Trans Embed Comput Syst"},{"key":"5208_CR65","unstructured":"Dasari UK, Temam O, Narayanaswami R, Woo DH (2021) Apparatus and mechanism for processing neural network tasks using a single chip package with multiple identical dies. U.S. Patent 10, 15\/819,753"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-023-05208-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11227-023-05208-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-023-05208-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,31]],"date-time":"2023-08-31T02:07:35Z","timestamp":1693447655000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11227-023-05208-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5,7]]},"references-count":65,"journal-issue":{"issue":"15","published-print":{"date-parts":[[2023,10]]}},"alternative-id":["5208"],"URL":"https:\/\/doi.org\/10.1007\/s11227-023-05208-0","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,5,7]]},"assertion":[{"value":"17 March 2023","order":1,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"7 May 2023","order":2,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare no competing interests regarding this work.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}},{"value":"Not applicable.","order":3,"name":"Ethics","group":{"name":"EthicsHeading","label":"Ethical approval"}}]}}