{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T18:33:02Z","timestamp":1771698782694,"version":"3.50.1"},"reference-count":29,"publisher":"Springer Science and Business Media LLC","issue":"13","license":[{"start":{"date-parts":[[2023,4,12]],"date-time":"2023-04-12T00:00:00Z","timestamp":1681257600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,4,12]],"date-time":"2023-04-12T00:00:00Z","timestamp":1681257600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2023,9]]},"DOI":"10.1007\/s11227-023-05255-7","type":"journal-article","created":{"date-parts":[[2023,4,12]],"date-time":"2023-04-12T16:03:47Z","timestamp":1681315427000},"page":"14827-14847","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":6,"title":["URMP: using reconfigurable multicast path for NoC-based deep neural network accelerators"],"prefix":"10.1007","volume":"79","author":[{"given":"Yiming","family":"Ouyang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiaxin","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chenglong","family":"Sun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qi","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huaguo","family":"Liang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2023,4,12]]},"reference":[{"key":"5255_CR1","doi-asserted-by":"crossref","unstructured":"He K, Zhang X, Ren S, Sun J (2016) Deep residual learning for image recognition. 2016 IEEE Conference on Computer Vision and Pattern Recognition (CVPR), 770\u2013778","DOI":"10.1109\/CVPR.2016.90"},{"key":"5255_CR2","unstructured":"Xu L, Ren J, Liu C, Jia J (2014) Deep convolutional neural network for image deconvolution. In: International Conference on Neural Information Processing Systems, pp 1790\u20131798"},{"key":"5255_CR3","doi-asserted-by":"crossref","unstructured":"Krizhevsky A, Sutskever I, Hinton GE (2012) Imagenet classification with deep convolutional neural networks. Commun ACM 60(6):84\u201390","DOI":"10.1145\/3065386"},{"key":"5255_CR4","unstructured":"Simonyan K, Zisserman A (2014) Very deep convolutional networks for large-scale image recognition. arXiv e-prints"},{"key":"5255_CR5","doi-asserted-by":"crossref","unstructured":"Chen K, Ebrahimi M, Wang TY, Yang YC (2019) Noc-based dnn accelerator: a future design paradigm. In: the 13th IEEE\/ACM International symposium","DOI":"10.1145\/3313231.3352376"},{"issue":"99","key":"5255_CR6","doi-asserted-by":"publisher","first-page":"1874","DOI":"10.1109\/TVLSI.2019.2913958","volume":"27","author":"X Lian","year":"2019","unstructured":"Lian X, Liu Z, Song Z, Dai J, Ji X (2019) High-performance fpga-based cnn accelerator with block-floating-point arithmetic. IEEE Trans Very Large Scale Integr VLSI Syst 27(99):1874\u20131885","journal-title":"IEEE Trans Very Large Scale Integr VLSI Syst"},{"key":"5255_CR7","doi-asserted-by":"publisher","first-page":"15","DOI":"10.1016\/B978-0-12-809194-4.00002-8","volume-title":"Intel Xeon Phi processor high performance programming","author":"Jim Jeffers","year":"2016","unstructured":"Jeffers Jim, Reinders James, Sodani Avinash (2016) Knights Landing overview. Intel Xeon Phi processor high performance programming. Elsevier, pp 15\u201324. https:\/\/doi.org\/10.1016\/B978-0-12-809194-4.00002-8"},{"key":"5255_CR8","doi-asserted-by":"crossref","unstructured":"Baji T (2018) Evolution of the gpu device widely used in ai and massive parallel processing. In: 2018 IEEE 2nd Electron devices technology and manufacturing conference (EDTM)","DOI":"10.1109\/EDTM.2018.8421507"},{"issue":"3","key":"5255_CR9","doi-asserted-by":"publisher","first-page":"827","DOI":"10.1007\/s00500-017-2786-1","volume":"23","author":"Qiong Wang","year":"2019","unstructured":"Wang Qiong, Li Ning, Shen Li, Wang Zhiying (2019) A statistic approach for power analysis of integrated GPU. Soft Comput 23(3):827\u2013836. https:\/\/doi.org\/10.1007\/s00500-017-2786-1","journal-title":"Soft Comput"},{"key":"5255_CR10","doi-asserted-by":"publisher","first-page":"414","DOI":"10.1109\/MDT.2005.99","volume":"22","author":"KGW Goossens","year":"2005","unstructured":"Goossens KGW, Dielissen J, Radulescu A (2005) Aethereal network on chip: concepts, architectures, and implementations. IEEE Design Test Comput 22:414\u2013421","journal-title":"IEEE Design Test Comput"},{"key":"5255_CR11","doi-asserted-by":"crossref","unstructured":"Ascia G, Catania V, Jose J, Monteleone S, Palesi M, Patti D (2020) Improving inference latency and energy of network-on-chip based convolutional neural networks through weights compression. 2020 IEEE International parallel and distributed processing symposium workshops (IPDPSW), pp 54\u201363","DOI":"10.1109\/IPDPSW50202.2020.00017"},{"key":"5255_CR12","doi-asserted-by":"publisher","first-page":"1966","DOI":"10.1109\/TVLSI.2020.3008185","volume":"28","author":"S Xiao","year":"2020","unstructured":"Xiao S, Guo Y, Liao W, Deng H, Luo Y, Zheng H, Wang J, Li C, Li G, Yu Z (2020) Neuronlink: an efficient chip-to-chip interconnect for large-scale neural network accelerators. IEEE Trans Very Large Scale Integr Syst VLSI 28:1966\u20131978","journal-title":"IEEE Trans Very Large Scale Integr Syst VLSI"},{"key":"5255_CR13","doi-asserted-by":"crossref","unstructured":"Krichene H, Philippe JM (2021) Analysis of on-chip communication properties in accelerator architectures for deep neural networks. 2021 15th IEEE\/ACM International symposium on networks-on-chip (NOCS), pp 9\u201314","DOI":"10.1145\/3479876.3481588"},{"key":"5255_CR14","doi-asserted-by":"publisher","first-page":"430","DOI":"10.1049\/iet-cdt.2008.0086","volume":"3","author":"M Daneshtalab","year":"2009","unstructured":"Daneshtalab M, Ebrahimi M, Mohammadi S, Afzali-Kusha A (2009) Low-distance path-based multicast routing algorithm for network-on-chips. IET Comput Digit Tech 3:430\u2013442","journal-title":"IET Comput Digit Tech"},{"key":"5255_CR15","doi-asserted-by":"publisher","first-page":"793","DOI":"10.1109\/71.298203","volume":"5","author":"X Lin","year":"1994","unstructured":"Lin X, McKinley PK, Ni LM (1994) Deadlock-free multicast wormhole routing in 2-d mesh multicomputers. IEEE Trans Parallel Distrib Syst 5:793\u2013804","journal-title":"IEEE Trans Parallel Distrib Syst"},{"key":"5255_CR16","unstructured":"Lu Z, Yin B, Jantsc A (2006) Connection-oriented multicasting in wormhole-switched networks on chip. IEEE Computer society annual symposium on emerging VLSI technologies and architectures (ISVLSI\u201906), p 6"},{"key":"5255_CR17","doi-asserted-by":"crossref","unstructured":"Li Y, Wu M, Li W, Xue R, Fan D, Li D, Ji Y, Ye X (2020) An efficient multicast router using shared-buffer with packet merging for dataflow architecture. 2020 14th IEEE\/ACM International symposium on networks-on-chip (NOCS), 1\u20138","DOI":"10.1109\/NOCS50636.2020.9241709"},{"key":"5255_CR18","doi-asserted-by":"crossref","unstructured":"Hu W, Lu Z, Jantsch A, Liu H (2011) Power-efficient tree-based multicast support for networks-on-chip. 16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011), pp 363\u2013368","DOI":"10.1109\/ASPDAC.2011.5722214"},{"key":"5255_CR19","doi-asserted-by":"publisher","first-page":"820","DOI":"10.1109\/TCSI.2013.2284184","volume":"61","author":"P Merolla","year":"2014","unstructured":"Merolla P, Arthur JV, Alvarez-Icaza R, Bussat J-M, Boahen KA (2014) A multicast tree router for multichip neuromorphic systems. IEEE Trans Circuits Syst I Regul Pap 61:820\u2013833","journal-title":"IEEE Trans Circuits Syst I Regul Pap"},{"key":"5255_CR20","doi-asserted-by":"crossref","unstructured":"Wang L, Liu L, Wang X, Han J, Deng C, Wei S (2020) Cdring: Reconfigurable ring architecture by exploiting cycle decomposition of torus topology. 2020 57th ACM\/IEEE Design Automation Conference (DAC), pp 1\u20136","DOI":"10.1109\/DAC18072.2020.9218647"},{"key":"5255_CR21","doi-asserted-by":"crossref","unstructured":"Holanda PC, Reinbrecht CRW, Bontorin G, Bandeira VV, Reis R (2016) Dhyana: a noc-based neural network hardware architecture. 2016 IEEE International Conference on Electronics, Circuits and Systems (ICECS), pp 177\u2013180","DOI":"10.1109\/ICECS.2016.7841161"},{"key":"5255_CR22","doi-asserted-by":"publisher","first-page":"2290","DOI":"10.1109\/TCSI.2016.2615051","volume":"63","author":"J Liu","year":"2016","unstructured":"Liu J, Harkin J, Maguire LP, McDaid L, Wade JJ, Martin G (2016) Scalable networks-on-chip interconnected architecture for astrocyte-neuron networks. IEEE Trans Circuits Syst I Regul Pap 63:2290\u20132303","journal-title":"IEEE Trans Circuits Syst I Regul Pap"},{"key":"5255_CR23","doi-asserted-by":"crossref","unstructured":"Liu X, Wen W, Qian X, Li HH, Chen Y (2018) Neu-noc: a high-efficient interconnection network for accelerated neuromorphic systems. 2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC), pp 141\u2013146","DOI":"10.1109\/ASPDAC.2018.8297296"},{"key":"5255_CR24","doi-asserted-by":"crossref","unstructured":"Kwon H, Samajdar A, Krishna T (2017) Rethinking nocs for spatial neural network accelerators. 2017 Eleventh IEEE\/ACM International symposium on networks-on-chip (NOCS), pp 1\u20138","DOI":"10.1145\/3130218.3130230"},{"key":"5255_CR25","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2021.104242","volume":"85","author":"Y Ouyang","year":"2021","unstructured":"Ouyang Y, Tang F, Hu C, Zhou W, Wang Q (2021) Mmnnn: a tree-based multicast mechanism for noc-based deep neural network accelerators. Microprocess Microsyst 85:104242","journal-title":"Microprocess Microsyst"},{"key":"5255_CR26","first-page":"1","volume":"27","author":"V Catania","year":"2016","unstructured":"Catania V, Mineo A, Monteleone S, Palesi M, Patti D (2016) Cycle-accurate network on chip simulation with noxim. ACM Trans Model Comput Simul TOMACS 27:1\u201325","journal-title":"ACM Trans Model Comput Simul TOMACS"},{"key":"5255_CR27","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2020.103145","volume":"77","author":"K-CJ Chen","year":"2020","unstructured":"Chen K-CJ, Ebrahimi M, Wang T, Yang Y-C, Liao Y-H (2020) A noc-based simulator for design and evaluation of deep neural networks. Microprocess Microsyst 77:103145","journal-title":"Microprocess Microsyst"},{"key":"5255_CR28","doi-asserted-by":"crossref","unstructured":"Chen KCJ, Wang T (2018) Nn-noxim: High-level cycle-accurate noc-based neural networks simulator. 2018 11th International workshop on network on chip architectures (NoCArc), pp 1\u20135","DOI":"10.1109\/NOCARC.2018.8541173"},{"key":"5255_CR29","doi-asserted-by":"crossref","unstructured":"Chen KCJ, Wang T, Yang YC (2019) Cycle-accurate noc-based convolutional neural network simulator. Proceedings of the International Conference on Omni-Layer Intelligent Systems","DOI":"10.1145\/3312614.3312655"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-023-05255-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11227-023-05255-7\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-023-05255-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,27]],"date-time":"2023-06-27T11:14:08Z","timestamp":1687864448000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11227-023-05255-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,4,12]]},"references-count":29,"journal-issue":{"issue":"13","published-print":{"date-parts":[[2023,9]]}},"alternative-id":["5255"],"URL":"https:\/\/doi.org\/10.1007\/s11227-023-05255-7","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,4,12]]},"assertion":[{"value":"2 April 2023","order":1,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"12 April 2023","order":2,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare that they have no known competing financial interests or personal relationships that could have appeared to influence the work reported in this paper.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}},{"value":"Our work does not involve human and animal research.","order":3,"name":"Ethics","group":{"name":"EthicsHeading","label":"Ethical approval"}}]}}