{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T07:39:51Z","timestamp":1740123591459,"version":"3.37.3"},"reference-count":87,"publisher":"Springer Science and Business Media LLC","issue":"15","license":[{"start":{"date-parts":[[2023,5,7]],"date-time":"2023-05-07T00:00:00Z","timestamp":1683417600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,5,7]],"date-time":"2023-05-07T00:00:00Z","timestamp":1683417600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2023,10]]},"DOI":"10.1007\/s11227-023-05357-2","type":"journal-article","created":{"date-parts":[[2023,5,7]],"date-time":"2023-05-07T17:01:15Z","timestamp":1683478875000},"page":"17386-17418","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Using FPGA-based content-addressable memory for mnemonics instruction searching in assembler design"],"prefix":"10.1007","volume":"79","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8598-4763","authenticated-orcid":false,"given":"Halit","family":"\u00d6ztekin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0136-356X","authenticated-orcid":false,"given":"Abdelkader","family":"Lazzem","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6107-655X","authenticated-orcid":false,"given":"\u0130hsan","family":"Pehlivan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2023,5,7]]},"reference":[{"key":"5357_CR1","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-85729-271-1","volume-title":"Guide to assembly language a concise introduction","author":"TJ Streib","year":"2011","unstructured":"Streib TJ (2011) Guide to assembly language a concise introduction. Springer, London"},{"key":"5357_CR2","volume-title":"Data acquisition techniques using PCs","author":"H Austerlitz","year":"2003","unstructured":"Austerlitz H (2003) Data acquisition techniques using PCs. Elsevier Science, USA"},{"key":"5357_CR3","volume-title":"Computer systems performance evaluation and prediction","author":"PJ Fortier","year":"2003","unstructured":"Fortier PJ, Michel EH (2003) Computer systems performance evaluation and prediction. Elsevier Science, USA"},{"key":"5357_CR4","volume-title":"Complete computer science for Cambridge IGCSERG and O level revision guide","author":"A Page","year":"2016","unstructured":"Page A, Waters D (2016) Complete computer science for Cambridge IGCSERG and O level revision guide. Oxford University Press, UK"},{"key":"5357_CR5","doi-asserted-by":"publisher","unstructured":"Jiang W, Prasanna VK (2009) Large-scale wire-speed packet classification on FPGAs. In: Symposium on Field Programmable Gate Arrays, pp 219\u2013228. https:\/\/doi.org\/10.1145\/1508128.1508162","DOI":"10.1145\/1508128.1508162"},{"key":"5357_CR6","doi-asserted-by":"publisher","unstructured":"Jiang W, Prasanna VK (2008) Parallel IP lookup using multiple SRAMbased pipelines. In: IEEE International Symposium on Parallel and Distributed Processing, pp 1\u201314. https:\/\/doi.org\/10.1109\/IPDPS.2008.4536259","DOI":"10.1109\/IPDPS.2008.4536259"},{"key":"5357_CR7","doi-asserted-by":"publisher","unstructured":"Ullah Z, Jaiswal MK, Chan YC, Cheung RCC (2012) FPGA Implementation of SRAM-based Ternary Content Addressable Memory. In: 2012 IEEE 26th International Parallel and Distributed Processing Symposium Workshops & PhD Forum, pp 383\u2013389. https:\/\/doi.org\/10.1109\/IPDPSW.2012.47","DOI":"10.1109\/IPDPSW.2012.47"},{"key":"5357_CR8","unstructured":"Fan X, Ghonem A, Gemmeke T (2018) Content-addressable memory-overview and outlook of an enabler for modern day applications. In: ANALOG 2018, 16th GMM\/ ITG-Symposium, pp 1\u20136"},{"issue":"3","key":"5357_CR9","doi-asserted-by":"publisher","first-page":"712","DOI":"10.1109\/JSSC.2005.864128","volume":"41","author":"K Pagiamtzis","year":"2006","unstructured":"Pagiamtzis K, Sheikholeslami A (2006) Content-addressable memory (CAM) circuits and architectures: a tutorial and survey. IEEE J Solid-State Circuits 41(3):712\u2013727. https:\/\/doi.org\/10.1109\/JSSC.2005.864128","journal-title":"IEEE J Solid-State Circuits"},{"issue":"4","key":"5357_CR10","doi-asserted-by":"publisher","first-page":"654","DOI":"10.1109\/JSSC.2003.809515","volume":"38","author":"CS Lin","year":"2003","unstructured":"Lin CS, Chang JC, Liu BD (2003) A low-power precomputation-based fully parallel content-addressable memory. IEEE J Solid-State Circuits 38(4):654\u2013662. https:\/\/doi.org\/10.1109\/JSSC.2003.809515","journal-title":"IEEE J Solid-State Circuits"},{"issue":"2","key":"5357_CR11","doi-asserted-by":"publisher","first-page":"4","DOI":"10.1109\/MCAS.2021.3071607","volume":"21","author":"A Boutros","year":"2021","unstructured":"Boutros A, Betz V (2021) FPGA architecture: principles and progression. IEEE Circuits Syst Mag 21(2):4\u201329. https:\/\/doi.org\/10.1109\/MCAS.2021.3071607","journal-title":"IEEE Circuits Syst Mag"},{"key":"5357_CR12","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/978-3-031-12638-3_1","volume":"1613","author":"G Kasivinayagam","year":"2022","unstructured":"Kasivinayagam G, Skanda R, Burli AG, Jadon S, Sidhu R (2022) Hardware description language enhancements for high level synthesis of hardware accelerators. Adv Computi Data Sci 1613:1\u201312. https:\/\/doi.org\/10.1007\/978-3-031-12638-3_1","journal-title":"Adv Comput Data Sci"},{"key":"5357_CR13","volume-title":"Assemblers and loaders","author":"D Salomon","year":"1992","unstructured":"Salomon D (1992) Assemblers and loaders. Ellis Horwood, USA"},{"key":"5357_CR14","doi-asserted-by":"publisher","unstructured":"Oztekin H, Temurtas F, Gulbag A (2011) BZK.SAU.FPGA10.1: A modular approach to FPGA-based micro computer architecture design for educational purpose.Comput Appl Eng Education 22(2):272\u2013282.https:\/\/doi.org\/10.1002\/cae.20553","DOI":"10.1002\/cae.20553"},{"key":"5357_CR15","doi-asserted-by":"publisher","unstructured":"Mashimo S, Fujita A, Matsuo R, Akaki S et al (2019) An Open Source FPGA-Optimized Out-of-Order RISC-V Soft Processor. International Conference on Field- Programmable Technology (ICFPT) 2019:63\u201371. https:\/\/doi.org\/10.1109\/ICFPT47387.2019.00016","DOI":"10.1109\/ICFPT47387.2019.00016"},{"key":"5357_CR16","doi-asserted-by":"publisher","unstructured":"Mazurek P (2020) BOSON - Application-specific instruction set processor (ASIP) for educational purposes. In: 2020 16th International Conference on Control, Automation, Robotics and Vision (ICARCV) 1323\u20131328. https:\/\/doi.org\/10.1109\/ICARCV50220.2020. 9305396","DOI":"10.1109\/ICARCV50220.2020"},{"key":"5357_CR17","doi-asserted-by":"publisher","unstructured":"McGrew T, Schonauer E (2019) Framework and tools for undergraduates designing RISC-V processors on an FPGA in computer architecture education. In: International Conference on Computational Science and Computational Intelligence (CSCI), pp 778\u2013781. https:\/\/doi.org\/10.1109\/CSCI49370.2019.00148","DOI":"10.1109\/CSCI49370.2019.00148"},{"key":"5357_CR18","doi-asserted-by":"publisher","unstructured":"Harris SL, Harris DM, Chaver D, Owen R, Kakakhel ZL, Sedano E, Panchul Y, Ableidinger B (2017) MIPSfpga: using a commercial MIPS soft-core in computer architecture education. IET Circuits Devices Syst 11:283\u2013291. https:\/\/doi.org\/10.1109\/EWME.2016.7496470","DOI":"10.1109\/EWME.2016.7496470"},{"key":"5357_CR19","doi-asserted-by":"publisher","unstructured":"Markov D, Romanov A (2022) Implementation of the RISC-V Architecture with the extended Zbb instruction set. In: International Ural Conference on Electrical Power Engineering (UralCon), pp 80\u2013184. https:\/\/doi.org\/10.1109\/UralCon54942.2022.9906776","DOI":"10.1109\/UralCon54942.2022.9906776"},{"key":"5357_CR20","doi-asserted-by":"publisher","unstructured":"Kostadinov N, Bencheva N (2022) LCP: FPGA based processors for education. In: 2022 31st Annual Conference of the European Association for Education in Electrical and Information Engineering (EAEEIE), pp 1\u20134. https:\/\/doi.org\/10.1109\/EAEEIE54893.2022.9820.271","DOI":"10.1109\/EAEEIE54893.2022.9820.271"},{"key":"5357_CR21","doi-asserted-by":"publisher","unstructured":"Romanov AY, Zhelnio S,Izmailova LG, Ryazanova AE (2022) The usage of a simple SchoolMIPS Soft-Processor core for teaching students the computer microarchitecture. In: 2022 International Conference on Quality Management, Transport and Information Security, Information Technologies (IT&QM&IS), pp 382\u2013387. https:\/\/doi.org\/10.1109\/ITQMIS56172.2022.9976796","DOI":"10.1109\/ITQMIS56172.2022.9976796"},{"key":"5357_CR22","doi-asserted-by":"publisher","unstructured":"Rehman NU, Mujahid O,Ullah Z, Hafeez A, Fouzder T, Ibrahim M (2020) Power Efficient FPGA-based TCAM Architecture by using Segmented Matchline Strategy. In: 2019 International Conference on Advances in the Emerging Computing Technologies (AECT), Al Madinah Al Munawwarah, Saudi Arabia, pp 1\u20134. https:\/\/doi.org\/10.1109\/AECT47998.2020.9194189","DOI":"10.1109\/AECT47998.2020.9194189"},{"key":"5357_CR23","doi-asserted-by":"publisher","unstructured":"Oztekin H, Temurtas F, Gulbag A (2018) On the improvement of the teaching quality and learning effectiveness in the computer organization course through FPGA and modular centered microcomputer design.Special Issue: Twenty\u2010Fifth Anniversary Special Issue of Computer Applications in Engineering Education Innovation in Engineering Education with Digital Technologies 26(5):1825\u20131840. https:\/\/doi.org\/10.1002\/cae. 21956","DOI":"10.1002\/cae"},{"key":"5357_CR24","unstructured":"\u00d6ztekin H (2012) Embedded Operation on Configurable Modular Hardware for Educational Purposes System Design. PhD Dissertation, Sakarya University"},{"key":"5357_CR25","unstructured":"\u00d6ztekin H, G\u00fclba\u011f A, Temurtas F (2017) Assembler Design for BZK.SAU.FPGA Micro Computer Architecture. Electron Lett Sci Eng 13(1):1\u20139"},{"key":"5357_CR26","unstructured":"Knuth DE (1973) The art of computer programming, Vol. 3 (Sorting and Searching), Addison-Wesley, USA"},{"key":"5357_CR27","volume-title":"Computer system architecture","author":"MM Mano","year":"1993","unstructured":"Mano MM (1993) Computer system architecture. Pearson, USA"},{"key":"5357_CR28","volume-title":"Introduction of the design & analysis of algorithms","author":"A Levitin","year":"2012","unstructured":"Levitin A (2012) Introduction of the design & analysis of algorithms. Addison-Wesley, USA"},{"key":"5357_CR29","doi-asserted-by":"publisher","unstructured":"Sultana N, Paira S, Chandra S, Alam SS (2017) A brief study and analysis of different searching algorithms. In: Second International Conference on Electrical, Computer and Communication Technologies (ICECCT), pp 1\u20134. https:\/\/doi.org\/10.1109\/ICECCT.2017.81178 21","DOI":"10.1109\/ICECCT.2017.81178"},{"key":"5357_CR30","doi-asserted-by":"publisher","unstructured":"Nowak R (2008) Generalized binary search. In: 46th Annual Allerton Conference on Communication, Control, and Computing, pp 568\u2013574. https:\/\/doi.org\/10.1109\/ALLERTON.2008.4797609.","DOI":"10.1109\/ALLERTON.2008.4797609"},{"key":"5357_CR31","doi-asserted-by":"publisher","unstructured":"Fukac T, Korenek J (2019) Hash-based Pattern Matching for High Speed Networks. In: IEEE 22nd International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS), pp 1\u20135. https:\/\/doi.org\/10.1109\/DDECS.2019.8724652","DOI":"10.1109\/DDECS.2019.8724652"},{"key":"5357_CR32","doi-asserted-by":"publisher","first-page":"2039","DOI":"10.1109\/ACCESS.2017.2781360","volume":"6","author":"Y Cao","year":"2018","unstructured":"Cao Y, Qi H, Zhou W, Kato J, Li K, Liu X, Gui J (2018) Binary hashing for approximate nearest neighbor search on big data: a survey. IEEE Access 6:2039\u20132054. https:\/\/doi.org\/10.1109\/ACCESS.2017.2781360","journal-title":"IEEE Access"},{"key":"5357_CR33","doi-asserted-by":"publisher","unstructured":"Irmayana A, Sy H, Paulus YT, Aini N, Aryasa KB (2021) A Systematic Comparative Study of Linear, Binary and Interpolation Search Algorithms. In: 3rd International Conference on Cybernetics and Intelligent System (ICORIS), pp 1\u20135. https:\/\/doi.org\/10.1109\/ICORIS52787.2021.9649479","DOI":"10.1109\/ICORIS52787.2021.9649479"},{"key":"5357_CR34","doi-asserted-by":"publisher","unstructured":"Garro DV, Calderon CV, Yeung CS (2016) Using a programmable network switch TCAM to find the best alignment of two DNA sequences. In: 2016 IEEE 36th Central American and Panama Convention (CONCAPAN XXXVI), pp 1\u20135. https:\/\/doi.org\/10.1109\/CONCAPAN.2016.7942372.","DOI":"10.1109\/CONCAPAN.2016.7942372"},{"issue":"1","key":"5357_CR35","doi-asserted-by":"publisher","first-page":"1548","DOI":"10.1515\/chem-2022-0258","volume":"20","author":"H \u00d6ztekin","year":"2022","unstructured":"\u00d6ztekin H (2022) BiCAM-based automated scoring system for digital logic circuit diagrams. Open Chem 20(1):1548\u20131556. https:\/\/doi.org\/10.1515\/chem-2022-0258","journal-title":"Open Chem"},{"key":"5357_CR36","doi-asserted-by":"publisher","unstructured":"Irfan M, Sanka AI, Ullah Z, Cheung RCC (2021) Reconfigurable content-addressable memory (CAM) on FPGAs: A tutorial and survey. Future Generation Comp Syst 128:451\u2013465. https:\/\/doi.org\/10.1016\/j.future.2021.09.037","DOI":"10.1016\/j.future.2021.09.037"},{"key":"5357_CR37","doi-asserted-by":"publisher","unstructured":"Cho S, Martin JR, Xu R, Hammoud MH, Melhem R (2007) CA-RAM: a high-performance memory substrate for search-intensive applications. In: IEEE International Symposium on Performance Analysis of Systems & Software, pp 230\u2013241. https:\/\/doi.org\/10.1109\/ISPASS.2007.363753","DOI":"10.1109\/ISPASS.2007.363753"},{"key":"5357_CR38","doi-asserted-by":"publisher","unstructured":"Trinh N, Kim ALT, Nguyen H, Tran L (2021) Algorithmic TCAM on FPGA with data collision approach. Indonesian J Electrical Eng Comp Sci 22(1):89\u201396. https:\/\/doi.org\/10.11591\/ijeecs.v22.i1.pp89-96","DOI":"10.11591\/ijeecs.v22.i1.pp89-96"},{"issue":"1","key":"5357_CR39","first-page":"164","volume":"32","author":"SVV Satyanarayana","year":"2019","unstructured":"Satyanarayana SVV, Sridevi S (2019) Design of TCAM architecture for low power and high performance applications. Gazi Univ J Sci 32(1):164\u2013173","journal-title":"Gazi Univ J Sci"},{"key":"5357_CR40","doi-asserted-by":"publisher","first-page":"481","DOI":"10.3390\/electronics11030481","volume":"11","author":"H Kim","year":"2022","unstructured":"Kim H, Cho M, Lee S, Kwon HS, Choi WY, Kim Y (2022) Content-addressable memory system using a nanoelectromechanical memory switch. Electronics 11:481\u2013496. https:\/\/doi.org\/10.3390\/electronics11030481","journal-title":"Electronics"},{"key":"5357_CR41","doi-asserted-by":"publisher","unstructured":"L\u00e1zaro J, Bidarte U, Muguira L, Cuadrado C, Jim\u00e9nez J (2021) Fast and efficient address search in System-on-a-Programmable-Chip using binary trees. Comp Electric Eng 96(B):107403\u2013107416. https:\/\/doi.org\/10.1016\/j.compeleceng.2021.107403.","DOI":"10.1016\/j.compeleceng.2021.107403"},{"key":"5357_CR42","doi-asserted-by":"publisher","unstructured":"Huntley C, Antonova G, Guinand P (2006) Effect of hash collisions on the performance of LAN switching devices and networks. In: Proceedings. 2006 31st IEEE Conference on Local Computer Networks, pp 280\u20132084. https:\/\/doi.org\/10.1109\/LCN.2006.322112","DOI":"10.1109\/LCN.2006.322112"},{"key":"5357_CR43","doi-asserted-by":"publisher","unstructured":"Cali DS, Kalsi GS, Bing\u00f6l Z, Firtina C et al (2020) GenASM: a high-performance, low-power approximate string matching acceleration framework for genome sequence analysis. In: 2020 53rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), pp 951\u2013966. https:\/\/doi.org\/10.1109\/MICRO50266.2020.00081","DOI":"10.1109\/MICRO50266.2020.00081"},{"key":"5357_CR44","doi-asserted-by":"publisher","first-page":"164542","DOI":"10.1109\/ACCESS.2021.3134284","volume":"9","author":"M Ibrahim","year":"2021","unstructured":"Ibrahim M, Mujahid O, Rehman NU, Qazi A, Ullah Z, Fouzder T (2021) An FPGA-based accelerated mutation detection system for the tumor suppressor gene. IEEE Access 9:164542\u2013164550. https:\/\/doi.org\/10.1109\/ACCESS.2021.3134284","journal-title":"IEEE Access"},{"key":"5357_CR45","doi-asserted-by":"publisher","first-page":"28080","DOI":"10.1109\/ACCESS.2022.3158305","volume":"10","author":"E Garz\u00f3n","year":"2022","unstructured":"Garz\u00f3n E, Golman R, Jahshan Z, Hanhan R et al (2022) Hamming distance tolerant content-addressable memory (HD-CAM) for DNA classification. IEEE Access 10:28080\u201328093. https:\/\/doi.org\/10.1109\/ACCESS.2022.3158305","journal-title":"IEEE Access"},{"key":"5357_CR46","doi-asserted-by":"publisher","unstructured":"Hanhan R, Garz\u00f3n E, Jahshan Z, Teman A, Lanuzza M, Yavits L (2022) EDAM: edit distance tolerant approximate matching content addressable memory. In: Proceedings of the 49th Annual International Symposium on Computer Architecture (ISCA '22), pp 495\u2013507. https:\/\/doi.org\/10.1145\/3470496.3527424","DOI":"10.1145\/3470496.3527424"},{"issue":"2","key":"5357_CR47","doi-asserted-by":"publisher","first-page":"63","DOI":"10.1109\/LES.2021.3124747","volume":"14","author":"M Irfan","year":"2022","unstructured":"Irfan M, Yant\u0131r HE, Ullah Z, Cheung RCC (2022) Comp-TCAM: an adaptable composite ternary content-addressablememory on FPGAs. IEEE Embed Syst Lett 14(2):63\u201366. https:\/\/doi.org\/10.1109\/LES.2021.3124747","journal-title":"IEEE Embed Syst Lett"},{"key":"5357_CR48","doi-asserted-by":"publisher","unstructured":"Majeed AH, Zainal MS, Alkaldy E,Nor DMD (2020) A content-addressable memory structure using novel majority gate with 5-input in quantum-dot cellular automata. Int J Integr Eng 12(4):28\u201338. https:\/\/doi.org\/10.30880\/ijie.2020.12.04.003","DOI":"10.30880\/ijie.2020.12.04.003"},{"issue":"2","key":"5357_CR49","doi-asserted-by":"publisher","first-page":"521","DOI":"10.1016\/j.mee.2016.06.009","volume":"6","author":"CS Park","year":"2020","unstructured":"Park CS, Jeon JC (2020) Design of QCA content-addressable memory cell for quantum computer environment. J Converg Cult Technol 6(2):521\u2013527. https:\/\/doi.org\/10.1016\/j.mee.2016.06.009","journal-title":"J Converg Cult Technol"},{"issue":"12","key":"5357_CR50","doi-asserted-by":"publisher","first-page":"3397","DOI":"10.1109\/TCSII.2020.2988046","volume":"67","author":"Z Song","year":"2020","unstructured":"Song Z, Xie G, Cheng X, Wang L, Zhang Y (2020) An ultra-low cost multilayer RAM in quantum-dot cellular automata. IEEE Trans Circ Syst II Express Briefs 67(12):3397\u20133401. https:\/\/doi.org\/10.1109\/TCSII.2020.2988046","journal-title":"IEEE Trans Circ Syst II Express Briefs"},{"key":"5357_CR51","doi-asserted-by":"publisher","unstructured":"Mubarakali A, Ramakrishnan J, Mavaluru D, Elsir A, Elsier O, Wakil K (2019) A new efcient design for random access memory based on quantum dot cellular automata nanotechnology. Nano Commun Netw 21:100252. https:\/\/doi.org\/10.1016\/j.nancom.2019.100252","DOI":"10.1016\/j.nancom.2019.100252"},{"issue":"12","key":"5357_CR52","doi-asserted-by":"publisher","first-page":"929","DOI":"10.1016\/j.mejo.2012.10.007","volume":"43","author":"S Hashemi","year":"2012","unstructured":"Hashemi S, Navi K (2012) New robust QCA D flip flop and memory structures. Microelectron J 43(12):929\u2013940. https:\/\/doi.org\/10.1016\/j.mejo.2012.10.007","journal-title":"Microelectron J"},{"key":"5357_CR53","doi-asserted-by":"publisher","first-page":"202","DOI":"10.1016\/j.physb.2018.02.024","volume":"537","author":"A Sadoghifar","year":"2018","unstructured":"Sadoghifar A, Heikalabad SR (2018) A content-addressable memory structure using quantum cells in nanotechnology with energy dissipation analysis. Phys B Condens Matter 537:202\u2013206. https:\/\/doi.org\/10.1016\/j.physb.2018.02.024","journal-title":"Phys B Condens Matter"},{"issue":"1","key":"5357_CR54","doi-asserted-by":"publisher","first-page":"43","DOI":"10.1016\/j.mejo.2014.10.003","volume":"46","author":"S Angizi","year":"2015","unstructured":"Angizi S, Sarmadi S, Sayedsalehi S, Navi K (2015) Design and evaluation of new majority gate-based RAM cell in quantum-dot cellular automata. Microelectron J 46(1):43\u201351. https:\/\/doi.org\/10.1016\/j.mejo.2014.10.003","journal-title":"Microelectron J"},{"key":"5357_CR55","doi-asserted-by":"publisher","unstructured":"Heikalabad SR, Navin AH, Hosseinzadeh M (2016) Content addressable memory cell in quantum-dot cellular automata. Microelectron Eng 163:140\u2013150. https:\/\/doi.org\/10.1016\/j.mee.2016.06.009","DOI":"10.1016\/j.mee.2016.06.009"},{"key":"5357_CR56","doi-asserted-by":"publisher","unstructured":"Majeed AH, Salih B, bin Zainal MS, Nor DB (2019) Power Efcient optimal structure CAM-cell in QCA technology. Indian J Sci Technol 12(37):1\u20136. https:\/\/doi.org\/10.17485\/ijst\/2019\/v12i37\/147461","DOI":"10.17485\/ijst\/2019\/v12i37\/147461"},{"key":"5357_CR57","doi-asserted-by":"publisher","first-page":"804","DOI":"10.1007\/s42452-021-04788-x","volume":"3","author":"M Enayati","year":"2021","unstructured":"Enayati M, Rezai A, Karimi A (2021) Efficient circuit design for content-addressable memory in quantum-dot cellular automata technology. SN Applied Sciences 3:804\u2013814. https:\/\/doi.org\/10.1007\/s42452-021-04788-x","journal-title":"SN Applied Sciences"},{"issue":"2","key":"5357_CR58","doi-asserted-by":"publisher","first-page":"70","DOI":"10.3390\/chips2020005","volume":"2","author":"E Garz\u00f3n","year":"2023","unstructured":"Garz\u00f3n E, Yavits L, Teman A, Lanuzza M (2023) Approximate content-addressable memories: a review. Chips 2(2):70\u201382. https:\/\/doi.org\/10.3390\/chips2020005","journal-title":"Chips"},{"issue":"1","key":"5357_CR59","doi-asserted-by":"publisher","first-page":"408","DOI":"10.1109\/JETCAS.2023.3243222","volume":"13","author":"E Garz\u00f3n","year":"2023","unstructured":"Garz\u00f3n E, Lanuzza M, Teman A, Yavits L (2023) AM4: MRAM crossbar based CAM\/TCAM\/ACAM\/AP for in-memory computing. IEEE J Emerg Select Topics Circuits Syst 13(1):408\u2013421. https:\/\/doi.org\/10.1109\/JETCAS.2023.3243222","journal-title":"IEEE J Emerg Select Topics Circuits Syst"},{"key":"5357_CR60","unstructured":"Brelet JL (2002) Methods for implementing CAM functions using dual-port RAM. Patent No. US 6,353,332 B1"},{"issue":"12","key":"5357_CR61","doi-asserted-by":"publisher","first-page":"2969","DOI":"10.1109\/TCSI.2012.2215736","volume":"59","author":"Z Ullah","year":"2012","unstructured":"Ullah Z, Ilgon K, Baeg S (2012) Hybrid partitioned SRAM-based ternary content addressable memory. EEE Trans Circuits and Syst I: Regular Papers 59(12):2969\u20132979. https:\/\/doi.org\/10.1109\/TCSI.2012.2215736","journal-title":"EEE Trans Circuits and Syst I: Regular Papers"},{"key":"5357_CR62","doi-asserted-by":"publisher","unstructured":"Ullah Z, Jaiswal MK, Cheung RCC (2015) Z-TCAM: An SRAM-based architecture for TCAM. IEEE Trans Very Large Scale Integration (VLSI) Syst 23(2):402\u2013406. https:\/\/doi.org\/10.1109\/TVLSI.2014.2309350","DOI":"10.1109\/TVLSI.2014.2309350"},{"issue":"10","key":"5357_CR63","doi-asserted-by":"publisher","first-page":"3123","DOI":"10.1007\/s00034-014-9796-3","volume":"33","author":"Z Ullah","year":"2014","unstructured":"Ullah Z, Jaiswal MK, Cheung RCC (2014) E-TCAM: an efficient SRAM-based architecture for TCAM. Circuits Syst Signal Process 33(10):3123\u20133144. https:\/\/doi.org\/10.1007\/s00034-014-9796-3","journal-title":"Circuits Syst Signal Proc"},{"key":"5357_CR64","doi-asserted-by":"publisher","unstructured":"Ullah Z, Jaiswal MK, Cheung RCC, So HK (2015) UE-TCAM: An ultra efficient SRAM-based TCAM. TTENCON 2015\u20132015 IEEE Region 10 Conference, pp 1\u20136. https:\/\/doi.org\/10.1109\/TENCON.2015.7372837","DOI":"10.1109\/TENCON.2015.7372837"},{"issue":"9","key":"5357_CR65","doi-asserted-by":"publisher","first-page":"186","DOI":"10.3390\/electronics7090186","volume":"7","author":"I Ullah","year":"2018","unstructured":"Ullah I, Ullah Z, Lee JA (2018) EE-TCAM: an energy-efficient SRAM-based TCAM on FPGA. Electronics 7(9):186\u2013201. https:\/\/doi.org\/10.3390\/electronics7090186","journal-title":"Electronics"},{"issue":"2","key":"5357_CR66","doi-asserted-by":"publisher","first-page":"89","DOI":"10.1109\/LNET.2019.2897934","volume":"1","author":"W Yu","year":"2019","unstructured":"Yu W, Sivakumar S, Pao D (2019) Pseudo-TCAM: SRAM-based architecture for packet classification in one memory access. IEEE Netw Lett 1(2):89\u201392. https:\/\/doi.org\/10.1109\/LNET.2019.2897934","journal-title":"IEEE Netw Lett"},{"key":"5357_CR67","doi-asserted-by":"publisher","unstructured":"Ullah I, Ullah Z, Afzaal U, Lee J (2019) DURE: An Energy- and Resource-Efficient TCAM Architecture for FPGAs With Dynamic Updates. IEEE Trans Very Large Scale Integration(VLSI) Syst 27(6):1298\u20131307. https:\/\/doi.org\/10.1109\/TVLSI.2019.2904105","DOI":"10.1109\/TVLSI.2019.2904105"},{"key":"5357_CR68","doi-asserted-by":"publisher","unstructured":"Reviriego P, Ullah A, Pontarelli S (2019) PR-TCAM: Efficient TCAM Emulation on Xilinx FPGAs Using Partial Reconfiguration. IEEE Trans Very Large Scale Integration (VLSI) Syst 27(8):1952\u20131956. https:\/\/doi.org\/10.1109\/TVLSI.2019.2903980","DOI":"10.1109\/TVLSI.2019.2903980"},{"key":"5357_CR69","doi-asserted-by":"publisher","unstructured":"Irfan M, Ullah Z, Cheung RCC (2019) Zi-CAM: a power and resource efficient binary content-addressable memory on FPGAs. Electronics 8(5):584\u2013596. https:\/\/doi.org\/10.3390\/ELECTRONICS8050584","DOI":"10.3390\/ELECTRONICS8050584"},{"key":"5357_CR70","doi-asserted-by":"publisher","unstructured":"Irfan M, Ullah Z, Cheung RCC (2019) D-TCAM: A High-Performance Distributed RAM Based TCAM Architecture on FPGAs. IEEE Access 7:96060\u201396069. https:\/\/doi.org\/10.1109\/ACCESS.2019.2927108","DOI":"10.1109\/ACCESS.2019.2927108"},{"issue":"2","key":"5357_CR71","doi-asserted-by":"publisher","first-page":"29","DOI":"10.1109\/LES.2017.2664378","volume":"9","author":"Z Ullah","year":"2017","unstructured":"Ullah Z (2017) LH-CAM: logic-based higher performance binary CAM architecture on FPGA. IEEE Embed Syst Lett 9(2):29\u201332. https:\/\/doi.org\/10.1109\/LES.2017.2664378","journal-title":"IEEE Embed Syst Lett"},{"key":"5357_CR72","doi-asserted-by":"publisher","unstructured":"Irfan M, Ullah Z (2017) G-AETCAM: Gate-Based Area-Efficient Ternary Content-Addressable Memory on FPGA. IEEE Access 5:20785\u201320790. https:\/\/doi.org\/10.1109\/ACCESS.2017.2756702","DOI":"10.1109\/ACCESS.2017.2756702"},{"issue":"3","key":"5357_CR73","doi-asserted-by":"publisher","first-page":"89","DOI":"10.1109\/LES.2018.2888889","volume":"11","author":"H Mahmood","year":"2018","unstructured":"Mahmood H, Ullah Z, Mujahid O, Ullah I, Hafeez A (2018) Beyond the limits of typical strategies: resources efficient FPGA-based TCAM. IEEE Embed Syst Lett 11(3):89\u201392. https:\/\/doi.org\/10.1109\/LES.2018.2888889","journal-title":"IEEE Embed Syst Lett"},{"key":"5357_CR74","doi-asserted-by":"publisher","first-page":"10","DOI":"10.1016\/j.mejo.2017.07.001","volume":"67","author":"K Mohammad","year":"2017","unstructured":"Mohammad K, Qaroush A, Washha M, Mohammad B (2017) Low-power content addressable memory (CAM) array for mobile devices. Microelectron J 67:10\u201318. https:\/\/doi.org\/10.1016\/j.mejo.2017.07.001","journal-title":"Microelectron J"},{"issue":"1","key":"5357_CR75","first-page":"1516","volume":"6","author":"SA Sivakumar","year":"2018","unstructured":"Sivakumar SA, Swedha A, Naveen R (2018) Survey of content addressable memory. Int J Creat Res Thoughts 6(1):1516\u20131526","journal-title":"Int J Creat Res Thoughts"},{"key":"5357_CR76","doi-asserted-by":"publisher","first-page":"73","DOI":"10.1016\/j.vlsi.2020.06.001","volume":"75","author":"SH Wasmir","year":"2020","unstructured":"Wasmir SH, Venkata TM, Sandeep S, Anup D (2020) Low-power content addressable memory design using two-layer P-N match-line control and sensing. Integration 75:73\u201384. https:\/\/doi.org\/10.1016\/j.vlsi.2020.06.001","journal-title":"Integration"},{"key":"5357_CR77","doi-asserted-by":"publisher","unstructured":"Chang YJ, Tsai K, Cheng YC, Lu MR (2020) Low-power ternary content-addressable memory design based on a voltage self-controlled fin field-effect transistor segment. Comp Electrical Eng 81:106528. https:\/\/doi.org\/10.1016\/j.compeleceng.2019.106528","DOI":"10.1016\/j.compeleceng.2019.106528"},{"key":"5357_CR78","doi-asserted-by":"publisher","unstructured":"Jiang S, Yan P, Sridhar R (2015) A high speed and low power content-addressable memory (CAM) using pipelined scheme. In: 2015 28th IEEE International System-on-Chip Conference 345\u2013349. https:\/\/doi.org\/10.1109\/SOCC.2015.7406979","DOI":"10.1109\/SOCC.2015.7406979"},{"issue":"3","key":"5357_CR79","doi-asserted-by":"publisher","first-page":"1295","DOI":"10.1109\/TNET.2016.2533613","volume":"24","author":"AX Liu","year":"2016","unstructured":"Liu AX, Meiners CR, Torng E (2016) Packet classification using binary content addressable memory. IEEE\/ACM Trans Netw 24(3):1295\u20131307. https:\/\/doi.org\/10.1109\/TNET.2016.2533613","journal-title":"IEEE\/ACM Trans Netw"},{"key":"5357_CR80","doi-asserted-by":"publisher","first-page":"39525","DOI":"10.1109\/ACCESS.2018.2854306","volume":"6","author":"O Mujahid","year":"2018","unstructured":"Mujahid O, Ullah Z, Mahmood H, Hafeez A (2018) Fast pattern recognition through an LBP driven CAM on FPGA. IEEE Access 6:39525\u201339531. https:\/\/doi.org\/10.1109\/ACCESS.2018.2854306","journal-title":"IEEE Access"},{"key":"5357_CR81","doi-asserted-by":"publisher","unstructured":"Imani M, Peron Di, Kim Y, Rahimi A, Rosing T (2017) Efficient neural network acceleration on GPGPU using content addressable memory. In: Design, Automation & Test in Europe Conference & Exhibition, pp 1026\u20131031. https:\/\/doi.org\/10.23919\/DATE.2017.79271 41","DOI":"10.23919\/DATE.2017.79271"},{"key":"5357_CR82","doi-asserted-by":"publisher","first-page":"21","DOI":"10.1016\/j.jnca.2018.12.005","volume":"128","author":"H Yang","year":"2019","unstructured":"Yang H, Wang X, Yang C, Cong X, Zhang Y (2019) Securing content-centric networks with content-based encryption. J Netw Comput Appl 128:21\u201332. https:\/\/doi.org\/10.1016\/j.jnca.2018.12.005","journal-title":"J Netw Comput Appl"},{"key":"5357_CR83","doi-asserted-by":"publisher","first-page":"65","DOI":"10.1587\/transele.E97.C.65","volume":"97","author":"DH Le","year":"2014","unstructured":"Le DH, Tran BT, Inoue K, Pham CK (2014) A CAM-based information detection hardware system for fast image matching on FPGA. IEICE Trans Electron 97:65\u201376. https:\/\/doi.org\/10.1587\/transele.E97.C.65","journal-title":"IEICE Trans Electron"},{"issue":"6","key":"5357_CR84","doi-asserted-by":"publisher","first-page":"1422","DOI":"10.1007\/s00034-017-0628-0","volume":"37","author":"D Jothi","year":"2018","unstructured":"Jothi D, Sivakumar R (2018) Design and analysis of power efficient binary content addressable memory (PEBCAM) core cells. Circuits Syst Signal Process 37(6):1422\u20131451. https:\/\/doi.org\/10.1007\/s00034-017-0628-0","journal-title":"Circuits Syst Signal Process"},{"issue":"3","key":"5357_CR85","first-page":"399","volume":"1","author":"M Karthik","year":"2014","unstructured":"Karthik M, Jegan RR, Venkatesan GKDP (2014) Content addressable memory with efficient power consumption and throughput. Int J Emerg Trends Sci Technol 1(3):399\u2013404","journal-title":"Int J Emerg Trends Sci Technol"},{"key":"5357_CR86","unstructured":"RAM Megafunction User Guide (2008) Altera Corporation"},{"key":"5357_CR87","volume-title":"Analysis and design of algorithms","author":"AP Anuradha","year":"2020","unstructured":"Anuradha AP (2020) Analysis and design of algorithms. Technical Publications, India"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-023-05357-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11227-023-05357-2\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-023-05357-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,30]],"date-time":"2023-08-30T15:20:12Z","timestamp":1693408812000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11227-023-05357-2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5,7]]},"references-count":87,"journal-issue":{"issue":"15","published-print":{"date-parts":[[2023,10]]}},"alternative-id":["5357"],"URL":"https:\/\/doi.org\/10.1007\/s11227-023-05357-2","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"type":"print","value":"0920-8542"},{"type":"electronic","value":"1573-0484"}],"subject":[],"published":{"date-parts":[[2023,5,7]]},"assertion":[{"value":"26 April 2023","order":1,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"7 May 2023","order":2,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare no conflict of interest.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}},{"value":"Not applicable.","order":3,"name":"Ethics","group":{"name":"EthicsHeading","label":"Ethical Approval"}}]}}