{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,11]],"date-time":"2025-11-11T15:54:05Z","timestamp":1762876445644,"version":"3.28.0"},"reference-count":53,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2023,7,3]],"date-time":"2023-07-03T00:00:00Z","timestamp":1688342400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,7,3]],"date-time":"2023-07-03T00:00:00Z","timestamp":1688342400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2024,1]]},"DOI":"10.1007\/s11227-023-05424-8","type":"journal-article","created":{"date-parts":[[2023,7,3]],"date-time":"2023-07-03T12:02:50Z","timestamp":1688385770000},"page":"670-702","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["A hot-module-aware mapping approach in network-on-chip"],"prefix":"10.1007","volume":"80","author":[{"given":"Fatemeh","family":"Vardi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alireza","family":"Mahjoub","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2023,7,3]]},"reference":[{"key":"5424_CR1","unstructured":"Dally W and Towles B (2004) Principles and practices of interconnection networks, Morgan Kaufmann"},{"key":"5424_CR2","unstructured":"Duato J, Yalamanchili S, Ni L (2002) Interconnection networks: an engineering approach, Morgan Kaufmann"},{"key":"5424_CR3","doi-asserted-by":"crossref","unstructured":"Walter I, Cido I, Ginosar R and Kolodny A (2007) Access regulation to hot-modules inn wormhole NoCs. In: NOCS '07: Proceedings of the First International Symposium on Networks-on-Chip, pp. 137\u2013148, May 2007","DOI":"10.1109\/NOCS.2007.8"},{"key":"5424_CR4","first-page":"276","volume-title":"Hot spot contention and combining in multistage interconnection networks, IEEE Computer Society PressLos Alamitos","author":"AG Pfister","year":"1994","unstructured":"Pfister AG (1994) Hot spot contention and combining in multistage interconnection networks, IEEE Computer Society PressLos Alamitos. CA, USA, pp 276\u2013281"},{"key":"5424_CR5","unstructured":"Duato J, Johnson I, Flich J, Naven F, Garcia P and Nachiondo T (2005) A new scalable and cost-effective congestion management strategy for lossless multistage interconnection networks HPCA '05. In: Proceedings of the 11th International Symposium on High-Performance Computer Architecture, pp. 108\u2013119, 2005"},{"key":"5424_CR6","unstructured":"Murali GMS (2004) Bandwidth-constrained mapping of cores onto NoC architectures, DATE '04. In: Proceedings of the conference on Design, automation and test in Europe, 2004"},{"key":"5424_CR7","unstructured":"Chao H-L, Chen Y-R, Tung S-Y, Hsiung P-A and Chen S-J (2012) Congestion-aware scheduling for NoC-based reconfigurable systems. In: Congestion-aware scheduling for NoC-based reconfigurable systems., 2012"},{"key":"5424_CR8","doi-asserted-by":"crossref","unstructured":"Moller L, Grehs I, Carvalho E, Soares R, Calazans N and Moraes F (2010) A NoC-based infrastructure to enable dynamic self reconfigurable systems. In: Proceedings of the 3rd International Workshop on Reconfigurable Communication-centric Systems-on-Chip. 23\u201330, 200","DOI":"10.4018\/978-1-61520-807-4.ch001"},{"issue":"2","key":"5424_CR9","doi-asserted-by":"publisher","first-page":"453","DOI":"10.1016\/j.compeleceng.2012.09.013","volume":"39","author":"J-S Shen","year":"2013","unstructured":"Shen J-S, Hsiung P-A, Huang C-H (2013) Learning-based adaptation to applications and environments in a reconfigurable network-on-chip for reducing crosstalk and dynamic power consumption. Comput Electr Eng 39(2):453\u2013464","journal-title":"Comput Electr Eng"},{"issue":"8","key":"5424_CR10","doi-asserted-by":"publisher","first-page":"1777","DOI":"10.1109\/TVLSI.2013.2278334","volume":"22","author":"J-S Shen","year":"2014","unstructured":"Shen J-S, Hsiung P-A, Huang C-H (2014) Reasoning and learning-based dynamic codec reconfiguration for varying processing requirements in network on chip. IEEE Trans Very Large Scale Integr (VLSI) Syst 22(8):1777\u20131790","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"5424_CR11","doi-asserted-by":"crossref","unstructured":"Hu J, Ogras UY (2005) Key research problems in NoC design: a holistic perspective. In: Proceedings of 3rd IEEE\/ACM\/IFIP International Conference Hardware\/Software Codesign Systen Synthesis (CODESCISSS), pp. 69\u201374, 2005","DOI":"10.1145\/1084834.1084856"},{"issue":"1","key":"5424_CR12","doi-asserted-by":"publisher","first-page":"71","DOI":"10.1145\/1132952.1132953","volume":"38","author":"ST Bjerregaard","year":"2006","unstructured":"Bjerregaard ST (2006) A survey of research and practices of network-on-chip. ACM Comput Surv 38(1):71\u2013121","journal-title":"ACM Comput Surv"},{"key":"5424_CR13","doi-asserted-by":"publisher","first-page":"16324","DOI":"10.1109\/ACCESS.2018.2811716","volume":"6","author":"S Khan","year":"2018","unstructured":"Khan S, Anjum S, Gulzari U, Gulzari A, Afzi M, Umer T, Ishmanov F (2018) An efficient algorithm for mapping real time embedded applications on NoC architecture. IEEE Access 6:16324\u201316335","journal-title":"IEEE Access"},{"issue":"1","key":"5424_CR14","doi-asserted-by":"publisher","first-page":"60","DOI":"10.1016\/j.sysarc.2012.10.004","volume":"59","author":"S Pradip KumarSahu","year":"2013","unstructured":"Pradip KumarSahu S (2013) A survey on application mapping strategies for network-on-chip design. J Syst Archit 59(1):60\u201376","journal-title":"J Syst Archit"},{"key":"5424_CR15","doi-asserted-by":"crossref","unstructured":"Carvalho E, Calazans N and Moraes F (2007) Heuristics for dynamic task mapping in NoC-based heterogeneous MPSoCs. In: Proceedings 18th IEEE\/IFIP International Workshop Rapid System Prototyping (RSP), pp. 34\u201340, May 2007","DOI":"10.1109\/RSP.2007.26"},{"key":"5424_CR16","doi-asserted-by":"publisher","first-page":"896","DOI":"10.1109\/DATE.2004.1269002","volume":"2","author":"S Murali","year":"2004","unstructured":"Murali S, Micheli G (2004) Bandwidth constraint mapping of cores, onto NoC architectures. Des Autom Test Europe Conf Exhib (DATE) 2:896\u2013901","journal-title":"Des Autom Test Europe Conf Exhib (DATE)"},{"key":"5424_CR17","doi-asserted-by":"publisher","first-page":"63607","DOI":"10.1109\/ACCESS.2020.2982675","volume":"8","author":"W Amin","year":"2020","unstructured":"Amin W, Hussain F, Anjum S, Khan S, Bbloch N, Nain Z, Kim S (2020) Performance evaluation of application mapping approaches for network-on-chip designs. IEEE Access 8:63607\u201363631","journal-title":"IEEE Access"},{"key":"5424_CR18","doi-asserted-by":"crossref","unstructured":"Coenen M, Murali S, Radulescu A, Goossens K and Micheli GD (2006) Buffer-sizing algorithm for networks on chip using TDMA and credit-based end-to-end Flow Control. In: International Conference on Hardware\/Software Codes and System Synthesis (CODES+ISSS), 2006","DOI":"10.1145\/1176254.1176287"},{"issue":"12","key":"5424_CR19","first-page":"4792","volume":"48","author":"S Khan","year":"2018","unstructured":"Khan S, Anjum S, Gulzari UA, Ishmanov F, Palesi M, Afzal MK (2018) An optimized hybrid algorithm in term of energy and performance for mapping real time workloads on 2D based on-chip networks. Int J Speech Technol 48(12):4792\u20134804","journal-title":"Int J Speech Technol"},{"key":"5424_CR20","first-page":"896","volume":"2","author":"S Micheli","year":"2004","unstructured":"Micheli S, Murali SG (2004) Bandwidth-constrained mapping of cores onto NoC architectures. Proc Des Autom Test Eur Conf Exhib 2:896\u2013901","journal-title":"Proc Des Autom Test Eur Conf Exhib"},{"key":"5424_CR21","doi-asserted-by":"publisher","first-page":"16324","DOI":"10.1109\/ACCESS.2018.2811716","volume":"6","author":"S Khan","year":"2018","unstructured":"Khan S, Anjum S, Gulzari UA, Afzal MK, Umer T, Ishmanov F (2018) An efficient algorithm for mapping real time embedded applications on NoC architecture. IEEE Access 6:16324\u201316335","journal-title":"IEEE Access"},{"key":"5424_CR22","doi-asserted-by":"crossref","unstructured":"Hu J, Marculescu R (2003) Energy-aware mapping for tile-based NoC architectures under performance constraints. In: ASP-DAC 03 proceedings of the 2003 Asia and South Pacific design automation conference Kitakyushu, Japan, p. 33\u2013239, 2003","DOI":"10.1145\/1119772.1119818"},{"key":"5424_CR23","doi-asserted-by":"crossref","unstructured":"Seiculescu C, Murali S, Benini L and Micheli G (2011) A DRAM centric NoC architecture topology design approach. IEEE computer society annual symposium on VLSI, 2011","DOI":"10.1109\/ISVLSI.2011.60"},{"key":"5424_CR24","first-page":"209","volume":"7363","author":"R Regidor","year":"2009","unstructured":"Regidor R, Tobajas F, Armas EV, Riesgo T, Sarmiento R (2009) NoC generation of an optimal memory distribution for multimedia systems. Proc SPIE 7363:209","journal-title":"Proc SPIE"},{"key":"5424_CR25","doi-asserted-by":"publisher","first-page":"505","DOI":"10.1016\/j.protcy.2016.08.138","volume":"25","author":"A Aravindhan","year":"2016","unstructured":"Aravindhan A, Salini S, Lakshminarayanan G (2016) Cluster based application mapping strategy for 2D NoC. Procedia Technol 25:505\u2013512","journal-title":"Procedia Technol"},{"key":"5424_CR26","unstructured":"Ghosh P, Sen A, Hall A (2009) Application mapping algorithms for mesh-based network-on-chip architectures. In: Proceedings 3rd ACM\/IEEE International Symposium Network-Chip, pp. 80\u201385, 2009"},{"key":"5424_CR27","first-page":"11242","volume":"6","author":"S Khan","year":"2017","unstructured":"Khan S, Anjum S, Gulzari U, Umar T, Kim B-S (2017) Bandwidth-constrained multi-objective segmented brute-force algorithm for efficient mapping of embedded applications on NoC architecture. IEEE 6:11242\u201311254","journal-title":"IEEE"},{"issue":"3","key":"5424_CR28","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2209291.2209299","volume":"17","author":"W Jang","year":"2012","unstructured":"Jang W, Pan DZ (2012) A3MAP. ACM Trans Des Autom Electron Syst 17(3):1\u201322","journal-title":"ACM Trans Des Autom Electron Syst"},{"key":"5424_CR29","unstructured":"Roy A, Mann K, Chattapadhay S (2015) Effect of core ordering on application mapping onto mesh based network-on-chip design. In: Proceeding International Conference Computer Sustainable Global Development (INDIACom), pp. 363\u2013369, 2015"},{"key":"5424_CR30","doi-asserted-by":"publisher","first-page":"13","DOI":"10.1016\/j.micpro.2017.09.004","volume":"55","author":"M Obaidullah","year":"2017","unstructured":"Obaidullah M, Khan GN (2017) Application mapping to mesh NoCs using a tabu-search based swarm optimization. Microprocessors Microsyst 55:13\u201325","journal-title":"Microprocessors Microsyst"},{"issue":"3","key":"5424_CR31","doi-asserted-by":"publisher","first-page":"628","DOI":"10.1587\/transinf.2018EDL8208","volume":"E102D","author":"X Wang","year":"2019","unstructured":"Wang X, Sun Y, Gu H (2019) BMM: a binary metaheuristic mapping algorithm for mesh-based network-on-chip. IEICE Trans Inf Syst E102D(3):628\u2013631","journal-title":"IEICE Trans Inf Syst"},{"key":"5424_CR32","doi-asserted-by":"crossref","unstructured":"Seidipiri R, Patooghy A, Afsharpour S and Fazeli M (2016) RASMAP:an efficient heuristic application mapping algorithm for network-onchips. In: Proceeding 8th International Conference Information on Knowledge Technology (IKT), pp. 149\u2013155, Sep. 2016","DOI":"10.1109\/IKT.2016.7777757"},{"issue":"6","key":"5424_CR33","first-page":"995","volume":"16","author":"O Al-Harbi","year":"2019","unstructured":"Al-Harbi O (2019) Classifying sentiment of dialectal arabic reviews: a emi-supervised approach. Int Arab J Inf Technol 16(6):995\u20131002","journal-title":"Int Arab J Inf Technol"},{"key":"5424_CR34","doi-asserted-by":"publisher","first-page":"88","DOI":"10.1016\/j.micpro.2018.10.008","volume":"64","author":"PK Sharma","year":"2019","unstructured":"Sharma PK, Biswas S, Mitra P (2019) Energy efficient heuristic application mapping for 2-D mesh-based network-on-chip. Microprocessors 64:88\u2013100","journal-title":"Microprocessors"},{"key":"5424_CR35","doi-asserted-by":"crossref","unstructured":"Smit L, Hurink J and Smit G (2005) Run-time mapping of applications to a heterogeneous SoC. In: In Proceedings of the International Symposium on System-on-Chip, 266\u2013269, 2005","DOI":"10.1109\/ISSOC.2005.1595649"},{"key":"5424_CR36","doi-asserted-by":"crossref","unstructured":"Moraes E and Carvalho F (2008) Congestion-aware task mapping in heterogeneousMPSoCs. In: In Proceedings of the International Symposium on System-on-Chip.34\u201340, 2008","DOI":"10.1109\/ISSOC.2008.4694878"},{"issue":"1","key":"5424_CR37","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2892633","volume":"10","author":"H-L Chao","year":"2016","unstructured":"Chao H-L, Tung S-Y, Hsiung P-A (2016) Dynamic task mapping with congestion speculation for reconfigurable network-on-chip. ACM Trans Reconfig Technol Syst 10(1):1","journal-title":"ACM Trans Reconfig Technol Syst"},{"key":"5424_CR38","doi-asserted-by":"publisher","first-page":"581","DOI":"10.1016\/j.compeleceng.2018.04.019","volume":"68","author":"M Reza","year":"2018","unstructured":"Reza M, Zhao D, Wu H, Bayoumi M (2018) Hotspot-aware task-resource co-allocation for heterogeneous many-core networks-on-chip. Comput Electr Eng 68:581\u2013602","journal-title":"Comput Electr Eng"},{"key":"5424_CR39","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1016\/j.mejo.2019.03.006","volume":"87","author":"A Abdi","year":"2019","unstructured":"Abdi A, Zarandi H (2019) A meta heuristic-based task scheduling and mapping method to optimize main design A meta heuristic-based task scheduling and mapping method to optimize main design. Microelectron J 87:1\u201311","journal-title":"Microelectron J"},{"key":"5424_CR40","doi-asserted-by":"publisher","first-page":"2213","DOI":"10.1007\/s11227-018-2248-2","volume":"74","author":"A Abdi","year":"2018","unstructured":"Abdi A, Zarandi H (2018) HYSTERY: a hybrid scheduling and mapping approach to optimize temperature, energy consumption and lifetime reliability of heterogeneous multiprocessor systems. J Supercomput 74:2213\u20132238","journal-title":"J Supercomput"},{"key":"5424_CR41","doi-asserted-by":"crossref","unstructured":"Nollet V, Marescau T, Verkest D, Mignolet J and Vernalde S (2004) Operating-system controlled networkon-chip. In: In Proceedings of the 41st Annual Design Automation Conference (DAC). 256\u2013259, 2004","DOI":"10.1145\/996566.996637"},{"key":"5424_CR42","doi-asserted-by":"crossref","unstructured":"Hu J and Marculescu R (2003) Energy-aware mapping for tile-based NoC architectures under performance constraints. In: Proceedings of the 2003 Asia and South Pacific Design Automation Conference, Kitakyushu, Japan, 24 January 2003","DOI":"10.1145\/1119772.1119818"},{"key":"5424_CR43","doi-asserted-by":"crossref","unstructured":"Bononi NML (2007) NoC topologies exploration based on mapping and simulation models. In: 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007), Lubeck, Germany, 2007","DOI":"10.1109\/DSD.2007.4341521"},{"key":"5424_CR44","doi-asserted-by":"crossref","unstructured":"Mikael Millberg AJ (2007) Increasing NoC performance and utilisation using a dual packet exit strategy, digital system design architectures, methods and tools. In: DSD 2007 10th Euromicro Conference, pp. 511\u2013518, 2007","DOI":"10.1109\/DSD.2007.4341516"},{"key":"5424_CR45","doi-asserted-by":"crossref","unstructured":"Regidor R, Tobajas F, Armas V, Torre El, Riesgo T and Sarmiento R (2009) NoC generation of an optimal memory distribution for multimedia systems. In: SPIE, New Millennium, Dresden, Germany, May 2009","DOI":"10.1117\/12.821523"},{"key":"5424_CR46","doi-asserted-by":"publisher","first-page":"10906","DOI":"10.1007\/s11227-021-04272-8","volume":"78","author":"A Mahjoub","year":"2022","unstructured":"Mahjoub A, Vardi F, Rad R (2022) A multi-criteria decision based on adaptive routing algorithms with discrete operators for on-chip networks. J Supercomput 78:10906\u201310929","journal-title":"J Supercomput"},{"issue":"2\u20133","key":"5424_CR47","doi-asserted-by":"publisher","first-page":"105","DOI":"10.1016\/j.sysarc.2003.07.004","volume":"50","author":"E Bolotin","year":"2004","unstructured":"Bolotin E, Cidon I, Ginosar R, Kolodny A (2004) QNoC: QoS architecture and design process for network on chip. J Syst Architect 50(2\u20133):105\u2013128","journal-title":"J Syst Architect"},{"key":"5424_CR48","doi-asserted-by":"crossref","unstructured":"Avasare P, Nollet V, Mignolet J-Y, Verkest D, Corporaal H (2005) Centralized end-to-end flow control in a best-effort network-on-chip. In: 5th ACM international conference on Embedded software (EMSOFT), 2005","DOI":"10.1145\/1086228.1086232"},{"key":"5424_CR49","unstructured":"Radulescu A, Dielissen J, Pestana SG, Gangwal O, Rijpkema E, Wielage P and Goossens K (2005) An efficient on-chip network interface offering guaranteed services, shared-memory abstraction, and flexible network programming. In: IEEE Transactions on CAD of Integrated Circuits and Systems, January 2005"},{"key":"5424_CR50","unstructured":"Tsai PA, Kuo YH, Chang EJ, Hsin HK and Wu AY (2013) Hybrid path-diversity-aware adaptive routing with latency prediction model in Network-on-Chip systems. In: International Symposium on VLSI Design, Automation, and Test (VLSI-DAT), Hsinchu, Taiwan, 22\u201324 Apr, 2013"},{"issue":"9","key":"5424_CR51","doi-asserted-by":"publisher","first-page":"42","DOI":"10.1016\/j.neunet.2012.04.004","volume":"33","author":"S Carrillo","year":"2012","unstructured":"Carrillo S, Harkin J, McDaid L, Pande S, Cawley S, McGinley B, Morgan F (2012) Advancing interconnect density for spiking neural network hardware implementations using trafc-aware adaptive Network-on-Chip routers. Neural Netw 33(9):42\u201357","journal-title":"Neural Netw"},{"issue":"1","key":"5424_CR52","doi-asserted-by":"publisher","first-page":"1984","DOI":"10.1016\/j.jpdc.2013.09.001","volume":"74","author":"J Liu","year":"2014","unstructured":"Liu J, Harkin J, Li Y, Maguire L (2014) Online trafc-aware fault detection fornetworks-on-chip. J Parall Distrib Comput 74(1):1984\u20131993","journal-title":"J Parall Distrib Comput"},{"key":"5424_CR53","first-page":"113","volume":"525","author":"R Saini","year":"2017","unstructured":"Saini R, Ahmed M (2017) Restricted turn model fault tolerant routing techniques for 3D mesh network-on-chip: an evaluation. Inf Commu Technol 525:113\u2013122","journal-title":"Inf Commu Technol"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-023-05424-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11227-023-05424-8\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-023-05424-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T15:03:02Z","timestamp":1729695782000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11227-023-05424-8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7,3]]},"references-count":53,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2024,1]]}},"alternative-id":["5424"],"URL":"https:\/\/doi.org\/10.1007\/s11227-023-05424-8","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"type":"print","value":"0920-8542"},{"type":"electronic","value":"1573-0484"}],"subject":[],"published":{"date-parts":[[2023,7,3]]},"assertion":[{"value":"21 May 2023","order":1,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"3 July 2023","order":2,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare no competing interests.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}},{"value":"Not applicable (This article does not contain any studies with animals or human. The present study is part of a Ph.D.)","order":3,"name":"Ethics","group":{"name":"EthicsHeading","label":"Ethical approval"}}]}}