{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,28]],"date-time":"2026-06-28T05:01:50Z","timestamp":1782622910943,"version":"3.54.5"},"reference-count":49,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2023,6,23]],"date-time":"2023-06-23T00:00:00Z","timestamp":1687478400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,6,23]],"date-time":"2023-06-23T00:00:00Z","timestamp":1687478400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2024,1]]},"DOI":"10.1007\/s11227-023-05491-x","type":"journal-article","created":{"date-parts":[[2023,6,24]],"date-time":"2023-06-24T11:00:26Z","timestamp":1687604426000},"page":"395-412","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":39,"title":["A nano-scale arithmetic and logic unit using a reversible logic and quantum-dots"],"prefix":"10.1007","volume":"80","author":[{"given":"Nima Jafari","family":"Navimipour","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Seyed-Sajad","family":"Ahmadpour","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Senay","family":"Yalcin","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2023,6,23]]},"reference":[{"key":"5491_CR1","doi-asserted-by":"publisher","DOI":"10.1016\/j.automatica.2022.110750","volume":"147","author":"Q Ma","year":"2023","unstructured":"Ma Q, Xu S (2023) Intentional delay can benefit consensus of second-order multi-agent systems. Automatica 147:110750","journal-title":"Automatica"},{"key":"5491_CR2","doi-asserted-by":"publisher","DOI":"10.1016\/j.compeleceng.2020.106548","volume":"82","author":"S-S Ahmadpour","year":"2020","unstructured":"Ahmadpour S-S, Mosleh M, Heikalabad SR (2020) An efficient fault-tolerant arithmetic logic unit using a novel fault-tolerant 5-input majority gate in quantum-dot cellular automata. Comput Electr Eng 82:106548","journal-title":"Comput Electr Eng"},{"issue":"3","key":"5491_CR3","doi-asserted-by":"publisher","first-page":"183","DOI":"10.1147\/rd.53.0183","volume":"5","author":"R Landauer","year":"1961","unstructured":"Landauer R (1961) Irreversibility and heat generation in the computing process. IBM J Res Dev 5(3):183\u2013191","journal-title":"IBM J Res Dev"},{"key":"5491_CR4","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2019.102927","volume":"72","author":"N Safoev","year":"2020","unstructured":"Safoev N, Jeon J-C (2020) Design of high-performance QCA incrementer\/decrementer circuit based on adder\/subtractor methodology. Microprocess Microsyst 72:102927","journal-title":"Microprocess Microsyst"},{"issue":"4","key":"5491_CR5","doi-asserted-by":"publisher","first-page":"541","DOI":"10.1109\/5.573740","volume":"85","author":"CS Lent","year":"1997","unstructured":"Lent CS, Tougaw PD (1997) A device architecture for computing with quantum dots. Proc IEEE 85(4):541\u2013557","journal-title":"Proc IEEE"},{"issue":"2","key":"5491_CR6","first-page":"576","volume":"10","author":"N Safoev","year":"2019","unstructured":"Safoev N, Jeon J-C (2019) Implementation of high-speed shifting operation in quantum-dot cellular automata technology. Int J Mech Eng Technol 10(2):576\u2013586","journal-title":"Int J Mech Eng Technol"},{"key":"5491_CR7","doi-asserted-by":"publisher","first-page":"67355","DOI":"10.1109\/ACCESS.2019.2918025","volume":"7","author":"JC Das","year":"2019","unstructured":"Das JC, De D, Mondal SP, Ahmadian A, Ghaemi F, Senu N (2019) QCA based error detection circuit for nano communication network. IEEE Access 7:67355\u201367366","journal-title":"IEEE Access"},{"key":"5491_CR8","doi-asserted-by":"crossref","unstructured":"Khan A, Bahar AN, Arya R (2021) Efficient design of vedic square calculator using quantum dot cellular automata (QCA). IEEE Trans Circuits Syst II Express Briefs 69(3):1587\u20131591","DOI":"10.1109\/TCSII.2021.3107630"},{"key":"5491_CR9","doi-asserted-by":"crossref","unstructured":"Maslov D, Dueck GW, Miller DM (2003) Simplification of Toffoli networks via templates. In: Integrated Circuits and Systems Design. SBCCI 2003. Proceedings of 16th Symposium on, 2003. IEEE, pp 53\u201358","DOI":"10.1109\/SBCCI.2003.1232806"},{"key":"5491_CR10","doi-asserted-by":"publisher","DOI":"10.1002\/jnm.3089","author":"M Noorallahzadeh","year":"2023","unstructured":"Noorallahzadeh M, Mosleh M, Ahmadpour SS, Pal J, Sen B (2023) A new design of parity preserving reversible Vedic multiplier targeting emerging quantum circuits. Int J Numer Model Electron Netw Devices Fields. https:\/\/doi.org\/10.1002\/jnm.3089","journal-title":"Int J Numer Model Electron Netw Devices Fields"},{"issue":"11","key":"5491_CR11","doi-asserted-by":"publisher","first-page":"5367","DOI":"10.1007\/s00034-021-01719-4","volume":"40","author":"M Noorallahzadeh","year":"2021","unstructured":"Noorallahzadeh M, Mosleh M, Ahmadpour S-S (2021) Efficient designs of reversible synchronous counters in nanoscale. Circuits Syst Signal Process 40(11):5367\u20135380","journal-title":"Circuits Syst Signal Process"},{"issue":"11","key":"5491_CR12","doi-asserted-by":"publisher","first-page":"1934","DOI":"10.1109\/JPROC.2003.818324","volume":"91","author":"VV Zhirnov","year":"2003","unstructured":"Zhirnov VV, Cavin RK, Hutchby JA, Bourianoff GI (2003) Limits to binary logic switch scaling-a gedanken model. Proc IEEE 91(11):1934\u20131939","journal-title":"Proc IEEE"},{"issue":"8","key":"5491_CR13","doi-asserted-by":"publisher","first-page":"1291","DOI":"10.1002\/cta.2799","volume":"48","author":"M Norouzi","year":"2020","unstructured":"Norouzi M, Heikalabad SR, Salimzadeh F (2020) A reversible ALU using HNG and Ferdkin gates in QCA nanotechnology. Int J Circuit Theory Appl 48(8):1291\u20131303","journal-title":"Int J Circuit Theory Appl"},{"issue":"1","key":"5491_CR14","doi-asserted-by":"publisher","first-page":"868","DOI":"10.1007\/s11227-021-03860-y","volume":"78","author":"B Safaiezadeh","year":"2022","unstructured":"Safaiezadeh B, Mahdipour E, Haghparast M, Sayedsalehi S, Hosseinzadeh M (2022) Novel design and simulation of reversible ALU in quantum dot cellular automata. J Supercomput 78(1):868\u2013882","journal-title":"J Supercomput"},{"issue":"12","key":"5491_CR15","doi-asserted-by":"publisher","first-page":"13601","DOI":"10.1007\/s11227-021-03767-8","volume":"77","author":"R Roy","year":"2021","unstructured":"Roy R, Sarkar S, Dhar S (2021) Design and testing of a reversible ALU by quantum cells automata electro-spin technology. J Supercomput 77(12):13601\u201313628","journal-title":"J Supercomput"},{"key":"5491_CR16","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1016\/j.mejo.2016.11.008","volume":"60","author":"M Goswami","year":"2017","unstructured":"Goswami M, Sen B, Mukherjee R, Sikdar BK (2017) Design of testable adder in quantum-dot cellular automata with fault secure logic. Microelectron J 60:1\u201312","journal-title":"Microelectron J"},{"key":"5491_CR17","doi-asserted-by":"crossref","unstructured":"Teja VC, Polisetti S, Kasavajjala S (2008) QCA based multiplexing of 16 arithmetic & logical subsystems-a paradigm for nano computing. In: 2008 3rd IEEE International Conference on Nano\/Micro Engineered and Molecular Systems. IEEE, pp 758\u2013763","DOI":"10.1109\/NEMS.2008.4484438"},{"issue":"6","key":"5491_CR18","doi-asserted-by":"publisher","first-page":"507","DOI":"10.1007\/BF01886518","volume":"16","author":"RP Feynman","year":"1986","unstructured":"Feynman RP (1986) Quantum mechanical computers. Found Phys 16(6):507\u2013532","journal-title":"Found Phys"},{"key":"5491_CR19","doi-asserted-by":"crossref","unstructured":"Ahmadpour SS, Mosleh M, Heikalabad SR (2018) A revolution in nanostructure designs by proposing a novel QCA full-adder based on optimized 3-input XOR. Phys B Condens Matter 550:383\u2013392","DOI":"10.1016\/j.physb.2018.09.029"},{"issue":"3\u20134","key":"5491_CR20","doi-asserted-by":"publisher","first-page":"219","DOI":"10.1007\/BF01857727","volume":"21","author":"E Fredkin","year":"1982","unstructured":"Fredkin E, Toffoli T (1982) Conservative logic. Int J Theor Phys 21(3\u20134):219\u2013253","journal-title":"Int J Theor Phys"},{"key":"5491_CR21","doi-asserted-by":"crossref","unstructured":"Ahmadpour SS, Mosleh M, Rasouli Heikalabad S (2022) Efficient designs of quantum-dot cellular automata multiplexer and RAM with physical proof along with power analysis. J Supercomput 78(2):1672\u20131695","DOI":"10.1007\/s11227-021-03913-2"},{"issue":"3","key":"5491_CR22","doi-asserted-by":"publisher","first-page":"497","DOI":"10.1109\/TNANO.2015.2409117","volume":"14","author":"D Abedi","year":"2015","unstructured":"Abedi D, Jaberipur G, Sangsefidi M (2015) Coplanar full adder in quantum-dot cellular automata via clock-zone-based crossover. IEEE Trans Nanotechnol 14(3):497\u2013504","journal-title":"IEEE Trans Nanotechnol"},{"key":"5491_CR23","unstructured":"Shater Mofidi M, Faghih Mirzaee R (2021) Design and evaluation of a carry-skip adder in quantum cellular automata technology. Tabriz J Electr Eng 50(4(94)):1673\u20131682. https:\/\/sid.ir\/paper\/963521\/en"},{"issue":"7","key":"5491_CR24","doi-asserted-by":"publisher","first-page":"1037","DOI":"10.1002\/cta.2634","volume":"47","author":"SS Ahmadpour","year":"2019","unstructured":"Ahmadpour SS, Mosleh M, Rasouli Heikalabad S (2019) Robust QCA full-adders using an efficient fault-tolerant five-input majority gate. Int J Circuit Theory Appl 47(7):1037\u20131056","journal-title":"Int J Circuit Theory Appl"},{"key":"5491_CR25","doi-asserted-by":"publisher","DOI":"10.1016\/j.nancom.2022.100412","volume":"34","author":"S-S Ahmadpour","year":"2022","unstructured":"Ahmadpour S-S et al (2022) An efficient and energy-aware design of a novel nano-scale reversible adder using a quantum-based platform. Nano Commun Networks 34:100412","journal-title":"Nano Commun Networks"},{"key":"5491_CR26","doi-asserted-by":"crossref","unstructured":"Walus K, Mazur M, Schulhof G, Jullien GA (2005) Simple 4-bit processor based on quantum-dot cellular automata (QCA). In: 2005 IEEE International Conference on Application-Specific Systems, Architecture Processors (ASAP'05). IEEE, pp 288\u2013293","DOI":"10.1109\/ASAP.2005.58"},{"issue":"7","key":"5491_CR27","doi-asserted-by":"publisher","first-page":"1072","DOI":"10.3844\/jcssp.2011.1072.1079","volume":"7","author":"SK Lakshmi","year":"2011","unstructured":"Lakshmi SK, Athisha G (2011) Design and analysis of adders using nanotechnology based quantum dot cellular automata. J Comput Sci 7(7):1072","journal-title":"J Comput Sci"},{"key":"5491_CR28","doi-asserted-by":"crossref","unstructured":"Srivastava S, Asthana A, Bhanja S, Sarkar S (2011) QCAPro-an error-power estimation tool for QCA circuit design. In: Circuits and Systems (ISCAS), 2011 IEEE International Symposium on, 2011. IEEE, pp 2377\u20132380","DOI":"10.1109\/ISCAS.2011.5938081"},{"issue":"3","key":"5491_CR29","doi-asserted-by":"publisher","first-page":"224","DOI":"10.1631\/FITEE.1500079","volume":"17","author":"JC Das","year":"2016","unstructured":"Das JC, De D (2016) Quantum-dot cellular automata based reversible low power parity generator and parity checker design for nanocommunication. Front Inf Technol Electron Eng 17(3):224\u2013236","journal-title":"Front Inf Technol Electron Eng"},{"issue":"1","key":"5491_CR30","doi-asserted-by":"publisher","first-page":"58","DOI":"10.1049\/iet-cds.2015.0245","volume":"11","author":"B Debnath","year":"2017","unstructured":"Debnath B, Das JC, De D (2017) Reversible logic-based image steganography using quantum dot cellular automata for secure nanocommunication. IET Circuits Devices Syst 11(1):58\u201367","journal-title":"IET Circuits Devices Syst"},{"key":"5491_CR31","doi-asserted-by":"publisher","first-page":"59","DOI":"10.1016\/j.micpro.2017.05.017","volume":"52","author":"G Singh","year":"2017","unstructured":"Singh G, Sarin RK, Raj B (2017) Design and analysis of area efficient QCA based reversible logic gates. Microprocess Microsyst 52:59\u201368","journal-title":"Microprocess Microsyst"},{"issue":"11","key":"5491_CR32","doi-asserted-by":"publisher","first-page":"6258","DOI":"10.1007\/s11227-018-2550-z","volume":"74","author":"M Abutaleb","year":"2018","unstructured":"Abutaleb M (2018) Robust and efficient QCA cell-based nanostructures of elementary reversible logic gates. J Supercomput 74(11):6258\u20136274","journal-title":"J Supercomput"},{"issue":"7","key":"5491_CR33","doi-asserted-by":"publisher","first-page":"1201","DOI":"10.1109\/TVLSI.2012.2209688","volume":"21","author":"H Thapliyal","year":"2012","unstructured":"Thapliyal H, Ranganathan N, Kotiyal S (2012) Design of testable reversible sequential circuits. IEEE Trans Very Large Scale Integr (vlsi) Syst 21(7):1201\u20131209","journal-title":"IEEE Trans Very Large Scale Integr (vlsi) Syst"},{"key":"5491_CR34","doi-asserted-by":"publisher","first-page":"20","DOI":"10.1016\/j.nancom.2017.06.003","volume":"13","author":"JC Das","year":"2017","unstructured":"Das JC, De D (2017) Nanocommunication network design using QCA reversible crossbar switch. Nano Commun Netw 13:20\u201333","journal-title":"Nano Commun Netw"},{"issue":"3","key":"5491_CR35","first-page":"1","volume":"6","author":"M Arun","year":"2013","unstructured":"Arun M, Saravanan S (2013) Reversible arithmetic logic gate (ALG) for quantum computation. Int J Intell Eng Syst 6(3):1\u20139","journal-title":"Int J Intell Eng Syst"},{"issue":"24","key":"5491_CR36","doi-asserted-by":"publisher","first-page":"3995","DOI":"10.3923\/jas.2007.3995.4000","volume":"7","author":"M Haghparast","year":"2007","unstructured":"Haghparast M, Navi K (2007) A novel reversible full adder circuit for nanotechnology based systems. J Appl Sci 7(24):3995\u20134000","journal-title":"J Appl Sci"},{"issue":"6","key":"5491_CR37","first-page":"12","volume":"4","author":"P Biswas","year":"2014","unstructured":"Biswas P, Gupta N, Patidar N (2014) Basic reversible logic gates and it\u2019s QCA implementation. Int J Eng Res Appl 4(6):12\u201316","journal-title":"Int J Eng Res Appl"},{"issue":"12","key":"5491_CR38","doi-asserted-by":"publisher","first-page":"1693","DOI":"10.1016\/j.mejo.2008.04.003","volume":"39","author":"AK Biswas","year":"2008","unstructured":"Biswas AK, Hasan MM, Chowdhury AR, Babu HMH (2008) Efficient approaches for designing reversible binary coded decimal adders. Microelectron J 39(12):1693\u20131703","journal-title":"Microelectron J"},{"key":"5491_CR39","doi-asserted-by":"publisher","first-page":"2106","DOI":"10.1007\/s11227-018-2683-0","volume":"75","author":"Sara Hashemi","year":"2019","unstructured":"Hashemi S, Azghadi MR, Navi K (2018) Design and analysis of efficient QCA reversible adders. J Supercomput 75:2106\u20132125","journal-title":"J Supercomput"},{"issue":"4","key":"5491_CR40","doi-asserted-by":"publisher","first-page":"2106","DOI":"10.1007\/s11227-018-2683-0","volume":"75","author":"S Hashemi","year":"2019","unstructured":"Hashemi S, Azghadi MR, Navi K (2019) Design and analysis of efficient QCA reversible adders. J Supercomput 75(4):2106\u20132125","journal-title":"J Supercomput"},{"issue":"4","key":"5491_CR41","doi-asserted-by":"publisher","first-page":"1478","DOI":"10.1007\/s10825-019-01369-5","volume":"18","author":"P Kumar","year":"2019","unstructured":"Kumar P, Singh S (2019) Optimization of the area efficiency and robustness of a QCA-based reversible full adder. J Comput Electron 18(4):1478\u20131489","journal-title":"J Comput Electron"},{"issue":"5","key":"5491_CR42","first-page":"2010","volume":"2","author":"E.N Ganesh","year":"1824","unstructured":"Ganesh E (1824) Implementation and simulation of arithmetic logic unit, shifter and multiplier in quantum cellular automata technology. Int J Comput Sci Eng 2(5):2010","journal-title":"Int J Comput Sci Eng"},{"key":"5491_CR43","doi-asserted-by":"crossref","unstructured":"Waje MG, Dakhole P (2013) Design and implementation of 4-bit arithmetic logic unit using quantum dot cellular automata. In: 2013 3rd IEEE International Advance Computing Conference (IACC). IEEE, pp 1022\u20131029","DOI":"10.1109\/IAdCC.2013.6514367"},{"issue":"4","key":"5491_CR44","doi-asserted-by":"publisher","first-page":"279","DOI":"10.1166\/asfo.2013.1053","volume":"1","author":"B Ghosh","year":"2013","unstructured":"Ghosh B, Kumar A, Salimath AK (2013) A simple arithmetic logic unit (12 ALU) design using quantum dot cellular automata. Adv Sci Focus 1(4):279\u2013284","journal-title":"Adv Sci Focus"},{"key":"5491_CR45","doi-asserted-by":"crossref","unstructured":"Kanimozhi V (2015) Design and implementation of arithmetic logic unit (ALU) using modified novel bit adder in QCA. In: 2015 International Conference on Innovations in Information, Embedded and Communication Systems (ICIIECS). IEEE, pp 1\u20136","DOI":"10.1109\/ICIIECS.2015.7193008"},{"key":"5491_CR46","unstructured":"Antony R, Aravindhan A (2018) Quantum dot cellular automata based arithmetic and logical unit design. Int J Eng Res Technol 7(4):67\u201372"},{"key":"5491_CR47","doi-asserted-by":"crossref","unstructured":"Pandiammal K, Meganathan D (2018) Design of 8 bit reconfigurable ALU using quantum dot cellular automata. In: 2018 IEEE 13th Nanotechnology Materials and Devices Conference (NMDC). IEEE, pp 1\u20134","DOI":"10.1109\/NMDC.2018.8605892"},{"issue":"3","key":"5491_CR48","first-page":"173","volume":"11","author":"A Singh","year":"2020","unstructured":"Singh A, Dublish AS, Shreyasi, Naik A, Nithya V (2020) Design and simulation of arithmetic logic unit using quantum dot cellular automata. Int J Electr Eng Technol 11(3):173\u2013180. Available at SSRN: https:\/\/ssrn.com\/abstract=3636018","journal-title":"Int J Electr Eng Technol"},{"issue":"12","key":"5491_CR49","doi-asserted-by":"publisher","first-page":"3031","DOI":"10.1109\/TCAD.2018.2789782","volume":"37","author":"FS Torres","year":"2018","unstructured":"Torres FS, Wille R, Niemann P, Drechsler R (2018) An energy-aware model for the logic synthesis of quantum-dot cellular automata. IEEE Trans Comput Aided Des Integr Circuits Syst 37(12):3031\u20133041","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-023-05491-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11227-023-05491-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-023-05491-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,8]],"date-time":"2024-01-08T11:21:53Z","timestamp":1704712913000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11227-023-05491-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6,23]]},"references-count":49,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2024,1]]}},"alternative-id":["5491"],"URL":"https:\/\/doi.org\/10.1007\/s11227-023-05491-x","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,6,23]]},"assertion":[{"value":"6 June 2023","order":1,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"23 June 2023","order":2,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare no conflict of interest.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}]}}