{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,3,13]],"date-time":"2024-03-13T00:33:45Z","timestamp":1710290025502},"reference-count":46,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2023,11,3]],"date-time":"2023-11-03T00:00:00Z","timestamp":1698969600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,11,3]],"date-time":"2023-11-03T00:00:00Z","timestamp":1698969600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"funder":[{"name":"National Key Research and Development Program of China","award":["2022ZD0119001","2022ZD0119001","2022ZD0119001"],"award-info":[{"award-number":["2022ZD0119001","2022ZD0119001","2022ZD0119001"]}]},{"name":"Key Program of the National Natural Science Foundation of China","award":["61834005","61834005","61834005","61834005","61834005"],"award-info":[{"award-number":["61834005","61834005","61834005","61834005","61834005"]}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2024,3]]},"DOI":"10.1007\/s11227-023-05707-0","type":"journal-article","created":{"date-parts":[[2023,11,3]],"date-time":"2023-11-03T15:02:31Z","timestamp":1699023751000},"page":"7071-7101","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["RMSRM: real-time monitoring-based self-reconfiguration mechanism in reconfigurable PE array"],"prefix":"10.1007","volume":"80","author":[{"given":"Kun","family":"Yang","sequence":"first","affiliation":[]},{"given":"Lin","family":"Jiang","sequence":"additional","affiliation":[]},{"given":"Rui","family":"Shan","sequence":"additional","affiliation":[]},{"given":"Kangle","family":"Li","sequence":"additional","affiliation":[]},{"given":"Xinyue","family":"Cui","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2023,11,3]]},"reference":[{"issue":"2","key":"5707_CR1","doi-asserted-by":"publisher","first-page":"021401","DOI":"10.1088\/1674-4926\/41\/2\/021401","volume":"40","author":"YN Lu","year":"2020","unstructured":"Lu YN, Liu LB, Zhu JF, Yin SY, Wei SJ (2020) Architecture, challenges and applications of dynamic reconfigurable computing. J Semicond 40(2):021401","journal-title":"J Semicond"},{"key":"5707_CR2","doi-asserted-by":"publisher","first-page":"146719","DOI":"10.1109\/ACCESS.2020.3012084","volume":"8","author":"A Podobas","year":"2020","unstructured":"Podobas A, Sano K, Matsuoka S (2020) A survey on coarse-grained reconfigurable architectures from a performance perspective. IEEE Access 8:146719\u2013146743","journal-title":"IEEE Access"},{"issue":"3","key":"5707_CR3","first-page":"407","volume":"38","author":"M Willsey","year":"2018","unstructured":"Willsey M, Lee VT, Cheung A, Bod\u00edk R, Ceze L (2018) Iterative search for reconfigurable accelerator blocks with a compiler in the loop. J Semicond 38(3):407\u2013418","journal-title":"J Semicond"},{"issue":"3","key":"5707_CR4","doi-asserted-by":"publisher","first-page":"874","DOI":"10.1109\/TCAD.2022.3185544","volume":"42","author":"C Yin","year":"2023","unstructured":"Yin C, Jing NF, Jiang JF, Wang Q, Mao ZG (2023) A reschedulable dataflow-SIMD execution for increased utilization in CGRA cross-domain acceleration. IEEE Trans Comput-Aided Des Integr Circuits Syst 42(3):874\u2013886","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"issue":"5","key":"5707_CR5","doi-asserted-by":"publisher","first-page":"724","DOI":"10.26599\/TST.2020.9010035","volume":"26","author":"NJ Chen","year":"2021","unstructured":"Chen NJ, Wang Z, He RX, Jiang JH, Cheng F, Han CH (2021) Efficient scheduling mapping algorithm for row parallel coarse-grained reconfigurable architecture. Tsinghua Sci Technol 26(5):724\u2013735","journal-title":"Tsinghua Sci Technol"},{"issue":"10","key":"5707_CR6","doi-asserted-by":"publisher","first-page":"3387","DOI":"10.1109\/TCAD.2021.3123178","volume":"41","author":"J Lee","year":"2021","unstructured":"Lee J, Lee J (2021) Specializing CGRAs for light-weight convolutional neural networks. IEEE Trans Comput-Aided Des Integr Circuits Syst 41(10):3387\u20133399","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"issue":"3","key":"5707_CR7","doi-asserted-by":"publisher","first-page":"1259","DOI":"10.1109\/TCSI.2020.3044248","volume":"68","author":"A Shabani","year":"2020","unstructured":"Shabani A, Sabri M, Khabbazan B, Timarchi S (2020) Area and power-efficient variable-sized DCT architecture for HEVC using Muxed-MCM problem. IEEE Trans Circuits Syst I-Regul Pap 68(3):1259\u20131268","journal-title":"IEEE Trans Circuits Syst I-Regul Pap"},{"key":"5707_CR8","doi-asserted-by":"publisher","first-page":"13870","DOI":"10.1109\/ACCESS.2022.3147502","volume":"10","author":"S Bakkouri","year":"2022","unstructured":"Bakkouri S, Elyousfi A (2022) Early termination of CU partition based on boosting neural network for 3D-HEVC inter-coding. IEEE Access 10:13870\u201313883","journal-title":"IEEE Access"},{"key":"5707_CR9","doi-asserted-by":"publisher","first-page":"329","DOI":"10.1007\/s11554-018-0768-x","volume":"17","author":"M Jridi","year":"2020","unstructured":"Jridi M, Alfalou A, Meher PK (2020) Efficient approximate core transform and its reconfigurable architectures for HEVC. J Real-Time Image Process 17:329\u2013339","journal-title":"J Real-Time Image Process"},{"issue":"8","key":"5707_CR10","doi-asserted-by":"publisher","first-page":"e5461","DOI":"10.1002\/cpe.5461","volume":"34","author":"KRS Chandran","year":"2022","unstructured":"Chandran KRS, Chandramani PV (2022) Energy-efficient system-on-chip reconfigurable architecture design for sum of absolute difference computation in motion estimation process of H. 265\/HEVC video encoding. Concurr Comput-Pract Exp 34(8):e5461","journal-title":"Concurr Comput-Pract Exp"},{"issue":"2","key":"5707_CR11","doi-asserted-by":"publisher","first-page":"522","DOI":"10.1109\/JETCAS.2022.3168571","volume":"12","author":"V Sharma","year":"2022","unstructured":"Sharma V, Kim JE, Kim H, Lu L, Kim TTH (2022) A reconfigurable 16Kb and 8T SRAM macro with improved linearity for multibit compute-in memory of artificial intelligence edge devices. IEEE Jour Emer Select Top Circu Syste 12(2):522\u2013535","journal-title":"IEEE Jour Emer Select Top Circu Syste"},{"key":"5707_CR12","doi-asserted-by":"crossref","unstructured":"Gadfort P, Ayorinde Oluseyi A (2021) FPNA: a reconfigurable accelerator for AI inference at the edge. In: IEEE 34th International System-on-Chip Conference pp 242\u2013247","DOI":"10.1109\/SOCC52499.2021.9739354"},{"issue":"5","key":"5707_CR13","doi-asserted-by":"publisher","first-page":"464","DOI":"10.1049\/cmu2.12266","volume":"16","author":"Y Natarajan","year":"2022","unstructured":"Natarajan Y, Srihari K, Dhiman G, Chandragandhi S, Gheisari M, Liu Y, Lee CC, Singh KK, Yadav K, Alharbi HF (2022) An IoT and machine learning-based routing protocol for reconfigurable engineering application. IET Commun 16(5):464\u2013475","journal-title":"IET Commun"},{"issue":"1","key":"5707_CR14","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1038\/s41598-022-16678-2","volume":"12","author":"SK Patel","year":"2022","unstructured":"Patel SK, Surve J, Katkar V, Parmar J (2022) Machine learning assisted metamaterial-based reconfigurable antenna for low-cost portable electronic devices. Sci Rep 12(1):1\u201313","journal-title":"Sci Rep"},{"key":"5707_CR15","doi-asserted-by":"crossref","unstructured":"BBandara TK, Wijerathne D, Mitra T, Peh LS (2022) REVAMP: a systematic framework for heterogeneous CGRA realization. In: 27th ACM International Conference on Architectural Support for Programming Languages and Operating Systems pp 918\u2013932","DOI":"10.1145\/3503222.3507772"},{"issue":"4","key":"5707_CR16","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3468874","volume":"14","author":"M Wijtvliet","year":"2021","unstructured":"Wijtvliet M, Corporaal H, Kumar A (2021) CGRA-EAM\u2013Rapid energy and area estimation for coarse-grained reconfigurable architectures. ACM T Reconfigurable Technol Syst 14(4):1\u201328","journal-title":"ACM T Reconfigurable Technol Syst"},{"key":"5707_CR17","doi-asserted-by":"crossref","unstructured":"Yu JL, Yang WD, Sheng WG (2022) MLMap: a multilevel mapping flow for coarse grained reconfigurable architecture. In: IEEE 5th Advanced Information Management, Communicates, Electronic and Automation Control Conference pp 1529\u20131534","DOI":"10.1109\/IMCEC55388.2022.10019978"},{"issue":"10","key":"5707_CR18","doi-asserted-by":"publisher","first-page":"2558","DOI":"10.1109\/TCAD.2019.2937738","volume":"39","author":"O Akbari","year":"2019","unstructured":"Akbari O, Kamal M, Afzali-Kusha A, Pedram M, Shafique M (2019) X-CGRA: an energy-efficient approximate coarse-grained reconfigurable architecture. IEEE Trans Comput-Aided Des Integr Circuits Syst 39(10):2558\u20132571","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"key":"5707_CR19","doi-asserted-by":"crossref","unstructured":"Karunaratne M, Wijerathne D, Mitra T, Peh LS (2019) 4d-cgra: introducing branch dimension to spatio-temporal application mapping on cgras. In: IEEE\/ACM International Conference on Computer-Aided Design pp 1\u20138","DOI":"10.1109\/ICCAD45719.2019.8942148"},{"key":"5707_CR20","doi-asserted-by":"crossref","unstructured":"Akbari O, Kamal M, Afzali-Kusha A, Pedram M, Shafique M (2018) PX-CGRA: polymorphic approximate coarse-grained reconfigurable architecture. In: Design, Automation & Test in Europe Conference & Exhibition pp 413\u2013418","DOI":"10.23919\/DATE.2018.8342045"},{"issue":"6","key":"5707_CR21","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3357375","volume":"52","author":"LB Liu","year":"2019","unstructured":"Liu LB, Zhu JF, Li ZS, Lu YN, Deng YD, Han J, Yin SY, Wei SJ (2019) A survey of coarse-grained reconfigurable architecture and design: taxonomy, challenges, and applications. ACM Comput Surv 52(6):1\u201339","journal-title":"ACM Comput Surv"},{"issue":"4","key":"5707_CR22","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3193827","volume":"51","author":"K Vipin","year":"2018","unstructured":"Vipin K, Fahmy SA (2018) FPGA dynamic and partial reconfiguration: a survey of architectures, methods, and applications. ACM Comput Surv 51(4):1\u201339","journal-title":"ACM Comput Surv"},{"key":"5707_CR23","doi-asserted-by":"crossref","unstructured":"Ringlein B, Abel F, Ditter A, Weiss B, Hagleitner C, Fey D (2019) System architecture for network-attached FPGAs in the cloud using partial reconfiguration. In: 29th International Conference on Field Programmable Logic and Applications pp 293\u2013300","DOI":"10.1109\/FPL.2019.00054"},{"issue":"3","key":"5707_CR24","first-page":"1008","volume":"68","author":"SVS Santosh","year":"2020","unstructured":"Santosh SVS, Darak SJ (2020) Intelligent and reconfigurable architecture for KL divergence-based multi-armed bandit algorithms. IEEE Trans Circuits Syst II-Express Briefs 68(3):1008\u20131012","journal-title":"IEEE Trans Circuits Syst II-Express Briefs"},{"issue":"12","key":"5707_CR25","doi-asserted-by":"publisher","first-page":"2880","DOI":"10.1109\/TPDS.2021.3081074","volume":"32","author":"C Tan","year":"2021","unstructured":"Tan C, Xie CH, Geng T, Marquez A, Tumeo A, Barker K, Li A (2021) Arena: asynchronous reconfigurable accelerator ring to enable data-centric parallel computing. IEEE Trans Parallel Distrib Syst 32(12):2880\u20132892","journal-title":"IEEE Trans Parallel Distrib Syst"},{"issue":"10","key":"5707_CR26","doi-asserted-by":"publisher","first-page":"2360","DOI":"10.1109\/TPDS.2018.2822708","volume":"29","author":"YN Lu","year":"2018","unstructured":"Lu YN, Liu LB, Deng YD, Weng J, Yin SY, Shi YY, Wei SJ (2018) Triggered-issuance and triggered-execution: a control paradigm to minimize pipeline stalls in distributed controlled coarse-grained reconfigurable arrays. IEEE Trans Parallel Distrib Syst 29(10):2360\u20132372","journal-title":"IEEE Trans Parallel Distrib Syst"},{"issue":"10","key":"5707_CR27","doi-asserted-by":"publisher","first-page":"1159","DOI":"10.1007\/s11265-020-01630-2","volume":"93","author":"R Prasad","year":"2021","unstructured":"Prasad R, Das S, Martin K, Coussy P (2021) Floating point CGRA based ultra-low power DSP accelerator. J Signal Process Syst 93(10):1159\u20131171","journal-title":"J Signal Process Syst"},{"key":"5707_CR28","doi-asserted-by":"crossref","unstructured":"Grudnitsky A, Bauer L, Henkel J (2012) Partial online-synthesis for mixed-grained reconfigurable architectures. In: 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE) pp 1555\u20131560","DOI":"10.1109\/DATE.2012.6176720"},{"key":"5707_CR29","doi-asserted-by":"crossref","unstructured":"Yang C, Hou J, Wang YZ, Geng L (2020) CRP: context-directed replacement policy to improve cache performance for coarse-grained reconfigurable arrays. In: 27th IEEE International Conference on Electronics, Circuits and Systems pp 1\u20132","DOI":"10.1109\/ICECS49266.2020.9294864"},{"issue":"2","key":"5707_CR30","doi-asserted-by":"publisher","first-page":"647","DOI":"10.3233\/JIFS-189737","volume":"42","author":"AP Raveendran","year":"2022","unstructured":"Raveendran AP, Alzubi JA, Sekaran R, Ramachandran M (2022) A high performance scalable fuzzy based modified Asymmetric Heterogene Multiprocessor System on Chip (AHt-MPSOC) reconfigurable architecture. J Intell Fuzzy Syst 42(2):647\u2013658","journal-title":"J Intell Fuzzy Syst"},{"key":"5707_CR31","doi-asserted-by":"crossref","unstructured":"Korol G, Jordan MG, Brandalero M, H\u00fcbner M, Rutzig MB, Beck ACS (2020) Mcea: a resource-aware multicore cgra architecture for the edge. In: 30th International Conference on Field-Programmable Logic and Applications pp 33\u201339","DOI":"10.1109\/FPL50879.2020.00017"},{"key":"5707_CR32","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-79774-4","volume-title":"Blocks, towards energy-efficient, coarse-grained reconfigurable architectures","author":"M Wijtvliet","year":"2022","unstructured":"Wijtvliet M, Corporaal H, Kumar A (2022) Blocks, towards energy-efficient, coarse-grained reconfigurable architectures. Springer, Berlin"},{"issue":"4","key":"5707_CR33","doi-asserted-by":"publisher","first-page":"251","DOI":"10.1049\/iet-cds.2015.0047","volume":"10","author":"Y Kim","year":"2016","unstructured":"Kim Y, Joo H, Yoon S (2016) Inter-coarse-grained reconfigurable architecture reconfiguration technique for efficient pipelining of kernel-stream on coarse-grained reconfigurable architecture-based multi-core architecture. IET Circ Devices Syst 10(4):251\u2013265","journal-title":"IET Circ Devices Syst"},{"key":"5707_CR34","unstructured":"Hu C (2016) Why FinFET and what next. Keynote in Shanghai Tech Workshop on Emerging Devices. In: circuits and Systems"},{"issue":"6","key":"5707_CR35","doi-asserted-by":"publisher","first-page":"1","DOI":"10.17485\/ijst\/2017\/v10i6\/110837","volume":"10","author":"TS Phani","year":"2017","unstructured":"Phani TS, Krishna BA, Senapati RK (2017) Survey on multigrained reconfigurable architecture using parallel mapping method. Indian J Sci Tech 10(6):1","journal-title":"Indian J Sci Tech"},{"issue":"5","key":"5707_CR36","first-page":"729","volume":"30","author":"XB Shen","year":"2007","unstructured":"Shen XB, Liu ZX, Wang R (2007) others: the unified model of computer architectures. Chin J Comput Chin Edit 30(5):729","journal-title":"Chin J Comput Chin Edit"},{"issue":"5","key":"5707_CR37","doi-asserted-by":"publisher","first-page":"618","DOI":"10.1587\/transcom.2019EBP3105","volume":"103","author":"L Jiang","year":"2020","unstructured":"Jiang L, Wu X, Zhu Y, Wang Y (2020) 3D-HEVC virtual view synthesis based on a reconfigurable architecture. IEICE Trans Commun 103(5):618\u2013626","journal-title":"IEICE Trans Commun"},{"issue":"2","key":"5707_CR38","doi-asserted-by":"publisher","first-page":"022402","DOI":"10.1088\/1674-4926\/41\/2\/022402","volume":"41","author":"JY Deng","year":"2020","unstructured":"Deng JY, Jiang L, Zhu Y, Xie XY, Liu XC, He FL, Song S, John LK (2020) HRM: H-tree based reconfiguration mechanism in reconfigurable homogeneous PE array. J Semicond 41(2):022402","journal-title":"J Semicond"},{"key":"5707_CR39","doi-asserted-by":"crossref","unstructured":"Azgin H, Kalali E, Hamzaoglu I (2019) An efficient FPGA implementation of versatile video coding intra prediction. In: 22nd Euromicro Conference on Digital System Design pp 194\u2013199","DOI":"10.1109\/DSD.2019.00037"},{"issue":"1","key":"5707_CR40","first-page":"158","volume":"31","author":"X Yang","year":"2019","unstructured":"Yang X, Zhao M, Shi L, Chen Z, Zheng M (2019) Research and implementation of fast algorithm for intra prediction mode selection oriented to hardware. J Comput Aided Des Comput Graph 31(1):158","journal-title":"J Comput Aided Des Comput Graph"},{"issue":"2","key":"5707_CR41","doi-asserted-by":"publisher","first-page":"244","DOI":"10.1080\/02564602.2020.1841686","volume":"39","author":"L Poola","year":"2022","unstructured":"Poola L, Aparna P (2022) A mixed parallel and pipelined efficient architecture for intra prediction scheme in HEVC. IETE Tech Rev 39(2):244\u2013256","journal-title":"IETE Tech Rev"},{"issue":"9","key":"5707_CR42","doi-asserted-by":"publisher","first-page":"2915","DOI":"10.1109\/TCAD.2021.3120541","volume":"41","author":"M Wijtvliet","year":"2021","unstructured":"Wijtvliet M, Kumar A, Corporaal H (2021) Blocks: Challenging SIMDs and VLIWs with a reconfigurable architecture. IEEE Trans Comput-Aided Des Integr Circuits Syst 41(9):2915\u20132928","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"issue":"3","key":"5707_CR43","doi-asserted-by":"publisher","first-page":"539","DOI":"10.1007\/s11554-022-01206-2","volume":"19","author":"L Poola","year":"2022","unstructured":"Poola L, Aparna P (2022) An efficient parallel-pipelined intra prediction architecture to support DCT\/DST engine of HEVC encoder. J. Real-Time Image Process 19(3):539\u2013550","journal-title":"J. Real-Time Image Process"},{"key":"5707_CR44","doi-asserted-by":"crossref","unstructured":"Wang B, Karunarathne M, Kulkarni A, Mitra T, Peh LS (2019) Hycube: A 0.9 v 26.4 mops\/mw, 290 pj\/op, power efficient accelerator for iot applications. In: IEEE Asian Solid-State Circuits Conference pp 133\u2013136","DOI":"10.1109\/A-SSCC47793.2019.9056954"},{"issue":"1","key":"5707_CR45","doi-asserted-by":"publisher","first-page":"138","DOI":"10.1109\/TC.2019.2941875","volume":"69","author":"A Ardakani","year":"2020","unstructured":"Ardakani A, Condo C, Gross WJ (2020) Fast and efficient convolutional accelerator for edge computing. IEEE Trans Comput 69(1):138\u2013152","journal-title":"IEEE Trans Comput"},{"issue":"8","key":"5707_CR46","doi-asserted-by":"publisher","first-page":"3184","DOI":"10.1109\/TCSI.2021.3066967","volume":"68","author":"M Ahmadi","year":"2021","unstructured":"Ahmadi M, Vakili S, Langlois JMP (2021) CARLA: a convolution accelerator with a reconfigurable and low-energy architecture. IEEE Trans Circuits Syst I-Regul Pap 68(8):3184\u20133196","journal-title":"IEEE Trans Circuits Syst I-Regul Pap"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-023-05707-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11227-023-05707-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-023-05707-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,12]],"date-time":"2024-03-12T20:19:32Z","timestamp":1710274772000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11227-023-05707-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,11,3]]},"references-count":46,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2024,3]]}},"alternative-id":["5707"],"URL":"https:\/\/doi.org\/10.1007\/s11227-023-05707-0","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,11,3]]},"assertion":[{"value":"30 September 2023","order":1,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"3 November 2023","order":2,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare that they have no known competing financial interests or personal relationships that could have appeared to influence the work reported in this paper.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}},{"value":"Not applicable.","order":3,"name":"Ethics","group":{"name":"EthicsHeading","label":"Ethical approval"}},{"value":"All authors approved the final manuscript and the submission to this journal.","order":4,"name":"Ethics","group":{"name":"EthicsHeading","label":"Consent for publication"}}]}}