{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,8]],"date-time":"2026-05-08T23:48:29Z","timestamp":1778284109334,"version":"3.51.4"},"reference-count":53,"publisher":"Springer Science and Business Media LLC","issue":"7","license":[{"start":{"date-parts":[[2023,12,14]],"date-time":"2023-12-14T00:00:00Z","timestamp":1702512000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,12,14]],"date-time":"2023-12-14T00:00:00Z","timestamp":1702512000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2024,5]]},"DOI":"10.1007\/s11227-023-05812-0","type":"journal-article","created":{"date-parts":[[2023,12,14]],"date-time":"2023-12-14T11:02:30Z","timestamp":1702551750000},"page":"9663-9686","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":7,"title":["Linear programming-based multi-objective floorplanning optimization for system-on-chip"],"prefix":"10.1007","volume":"80","author":[{"given":"S.","family":"Dayasagar Chowdary","sequence":"first","affiliation":[]},{"given":"M. S.","family":"Sudhakar","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2023,12,14]]},"reference":[{"key":"5812_CR1","doi-asserted-by":"publisher","first-page":"323","DOI":"10.1007\/s11277-020-08015-5","volume":"118","author":"A Prakash","year":"2021","unstructured":"Prakash A, Lal RK (2021) Floorplanning for area optimization using parallel particle swarm optimization and sequence pair. Wirel Pers Commun 118:323\u2013342. https:\/\/doi.org\/10.1007\/s11277-020-08015-5","journal-title":"Wirel Pers Commun"},{"issue":"12","key":"5812_CR2","doi-asserted-by":"publisher","first-page":"5111","DOI":"10.1109\/TCAD.2020.2966551","volume":"39","author":"MI Dewan","year":"2020","unstructured":"Dewan MI, Kim DH (2020) NP-separate: a new VLSI design methodology for area, power, and performance optimization. IEEE Transact Comput Aided Des Integr Circuits Syst 39(12):5111\u20135122","journal-title":"IEEE Transact Comput Aided Des Integr Circuits Syst"},{"key":"5812_CR3","doi-asserted-by":"publisher","first-page":"3943","DOI":"10.1007\/s00500-019-04165-2","volume":"24","author":"G Liu","year":"2020","unstructured":"Liu G, Chen Z, Zhuang Z et al (2020) A unified algorithm based on HTS and self-adapting PSO for the construction of octagonal and rectilinear SMT. Soft Comput 24:3943\u20133961. https:\/\/doi.org\/10.1007\/s00500-019-04165-2","journal-title":"Soft Comput"},{"key":"5812_CR4","doi-asserted-by":"publisher","DOI":"10.1109\/CCECE.2008.4564673","author":"L Behjat","year":"2008","unstructured":"Behjat L, Chiang A, Rakai L, Li J (2008) An effective congestion-based integer programming model for VLSI global routing. In: 2008 Canadian Conference on Electrical and Computer Engineering  https:\/\/doi.org\/10.1109\/CCECE.2008.4564673","journal-title":"Can Conf Electr Comput Eng"},{"key":"5812_CR5","doi-asserted-by":"publisher","first-page":"116","DOI":"10.1016\/j.vlsi.2014.03.002","volume":"48","author":"K Moiseev","year":"2015","unstructured":"Moiseev K, Wimer S, Kolodny A (2015) Timing-constrained power minimization in VLSI circuits by simultaneous multilayer wire spacing. Integr VLSI J 48:116\u2013128. https:\/\/doi.org\/10.1016\/j.vlsi.2014.03.002","journal-title":"Integr VLSI J"},{"key":"5812_CR6","doi-asserted-by":"publisher","first-page":"973","DOI":"10.1109\/TVLSI.2021.3057921","volume":"29","author":"JM Lin","year":"2021","unstructured":"Lin JM, Deng YL, Yang YC et al (2021) Dataflow-aware macro placement based on simulated evolution algorithm for mixed-size designs. IEEE Trans Very Large Scale Integr Syst 29:973\u2013984. https:\/\/doi.org\/10.1109\/TVLSI.2021.3057921","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"key":"5812_CR7","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-021-03927-w","author":"V Samadi Bokharaie","year":"2021","unstructured":"Samadi Bokharaie V, Jahanian A (2021) Power side-channel leakage assessment and locating the exact sources of leakage at the early stages of ASIC design process. J Supercomput. https:\/\/doi.org\/10.1007\/s11227-021-03927-w","journal-title":"J Supercomput"},{"key":"5812_CR8","doi-asserted-by":"publisher","first-page":"3398","DOI":"10.1109\/TC.2016.2540631","volume":"65","author":"M Shafique","year":"2016","unstructured":"Shafique M, Ivanov A, Vogel B, Henkel J (2016) Scalable power management for on-chip systems with malleable applications. IEEE Trans Comput 65:3398\u20133412. https:\/\/doi.org\/10.1109\/TC.2016.2540631","journal-title":"IEEE Trans Comput"},{"key":"5812_CR9","doi-asserted-by":"publisher","first-page":"201","DOI":"10.1007\/s11227-007-0132-6","volume":"42","author":"YC Lin","year":"2007","unstructured":"Lin YC, You YP, Huang CW et al (2007) Energy-aware scheduling and simulation methodologies for parallel security processors with multiple voltage domains. J Supercomput 42:201\u2013223. https:\/\/doi.org\/10.1007\/s11227-007-0132-6","journal-title":"J Supercomput"},{"key":"5812_CR10","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2015.7273521","author":"A Pathania","year":"2015","unstructured":"Pathania A, Pagani S, Shafique M, Henkel J (2015) Power management for mobile games on asymmetric multi-cores. Proc Int Symp Low Power Electron. https:\/\/doi.org\/10.1109\/ISLPED.2015.7273521","journal-title":"Proc Int Symp Low Power Electron"},{"key":"5812_CR11","doi-asserted-by":"publisher","first-page":"488","DOI":"10.1109\/TC.2016.2595560","volume":"66","author":"H Khdr","year":"2017","unstructured":"Khdr H, Pagani S, Sousa \u00c9 et al (2017) Power density-aware resource management for heterogeneous tiled multicores. IEEE Trans Comput 66:488\u2013501. https:\/\/doi.org\/10.1109\/TC.2016.2595560","journal-title":"IEEE Trans Comput"},{"key":"5812_CR12","doi-asserted-by":"publisher","first-page":"96","DOI":"10.1016\/j.vlsi.2019.01.008","volume":"66","author":"H Fatemi","year":"2019","unstructured":"Fatemi H, Kahng AB, Lee H et al (2019) Enhancing sensitivity-based power reduction for an industry IC design context. Integration 66:96\u2013111. https:\/\/doi.org\/10.1016\/j.vlsi.2019.01.008","journal-title":"Integration"},{"key":"5812_CR13","doi-asserted-by":"publisher","first-page":"1315","DOI":"10.1109\/TPDS.2016.2623616","volume":"28","author":"S Pagani","year":"2017","unstructured":"Pagani S, Pathania A, Shafique M et al (2017) Energy efficiency for clustered heterogeneous multicores. IEEE Trans Parallel Distrib Syst 28:1315\u20131330. https:\/\/doi.org\/10.1109\/TPDS.2016.2623616","journal-title":"IEEE Trans Parallel Distrib Syst"},{"key":"5812_CR14","doi-asserted-by":"publisher","first-page":"2436","DOI":"10.1007\/s11227-018-2637-6","volume":"75","author":"AA Owahid","year":"2019","unstructured":"Owahid AA, John EB (2019) Wasted dynamic power and correlation to instruction set architecture for CPU throttling. J Supercomput 75:2436\u20132454. https:\/\/doi.org\/10.1007\/s11227-018-2637-6","journal-title":"J Supercomput"},{"key":"5812_CR15","doi-asserted-by":"publisher","first-page":"13","DOI":"10.1016\/j.vlsi.2020.08.003","volume":"76","author":"M Chentouf","year":"2021","unstructured":"Chentouf M, Stevmelin F, Alaoui Ismaili ZEA (2021) Power-aware hold optimization for ASIC physical synthesis. Integration 76:13\u201324. https:\/\/doi.org\/10.1016\/j.vlsi.2020.08.003","journal-title":"Integration"},{"key":"5812_CR16","doi-asserted-by":"publisher","first-page":"1682","DOI":"10.1109\/TCSI.2016.2582239","volume":"63","author":"R Abdollahi","year":"2016","unstructured":"Abdollahi R, Hadidi K, Khoei A (2016) A simple and reliable system to detect and correct setup\/hold time violations in digital circuits. IEEE Trans Circuits Syst I Regul Pap 63:1682\u20131689. https:\/\/doi.org\/10.1109\/TCSI.2016.2582239","journal-title":"IEEE Trans Circuits Syst I Regul Pap"},{"key":"5812_CR17","doi-asserted-by":"publisher","first-page":"5398","DOI":"10.1007\/s11227-019-02807-8","volume":"75","author":"Z Ekhtiyari","year":"2019","unstructured":"Ekhtiyari Z, Moghaddas V, Beitollahi H (2019) A temperature-aware and energy-efficient fuzzy technique to schedule tasks in heterogeneous MPSoC systems. J Supercomput 75:5398\u20135419. https:\/\/doi.org\/10.1007\/s11227-019-02807-8","journal-title":"J Supercomput"},{"key":"5812_CR18","doi-asserted-by":"publisher","first-page":"1652","DOI":"10.1109\/tvlsi.2021.3100343","volume":"29","author":"J-M Lin","year":"2021","unstructured":"Lin J-M, Chang W-Y, Hsieh H-Y et al (2021) Thermal-aware floorplanning and TSV-planning for mixed-type modules in a fixed-outline 3-D IC. IEEE Trans Very Large Scale Integr Syst 29:1652\u20131664. https:\/\/doi.org\/10.1109\/tvlsi.2021.3100343","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"issue":"9","key":"5812_CR19","doi-asserted-by":"publisher","first-page":"1652","DOI":"10.1109\/TVLSI.2021.3100343","volume":"29","author":"JM Lin","year":"2021","unstructured":"Lin JM, Chang WY, Hsieh HY, Shyu YT, Chang YJ, Lu JM (2021) Thermal-aware floorplanning and TSV-planning for mixed-type modules in a fixed-outline -3D IC. IEEE Transact Very Large Scale Integr (VLSI) Syst 29(9):1652\u20131664","journal-title":"IEEE Transact Very Large Scale Integr (VLSI) Syst"},{"key":"5812_CR20","unstructured":"Ken Roberts BP (2012) MCNC benchmark netlists for floorplanning and placement"},{"key":"5812_CR21","unstructured":"Index of \/BK\/GSRCbench\/HARD"},{"key":"5812_CR22","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1162\/evco.1993.1.1.1","volume":"1","author":"T B\u00e4ck","year":"1993","unstructured":"B\u00e4ck T, Schwefel H-P (1993) An overview of evolutionary algorithms for parameter optimization. Evol Comput 1:1\u201323. https:\/\/doi.org\/10.1162\/evco.1993.1.1.1","journal-title":"Evol Comput"},{"key":"5812_CR23","doi-asserted-by":"publisher","first-page":"146","DOI":"10.1007\/3-540-44673-7_7","volume-title":"Machine learning and its applications: advanced lectures","author":"J Shapiro","year":"2001","unstructured":"Shapiro J (2001) Genetic algorithms in machine learning. In: Paliouras G, Karkaletsis V, Spyropoulos CD (eds) Machine learning and its applications: advanced lectures. Springer, Berlin Heidelberg, pp 146\u2013168"},{"key":"5812_CR24","doi-asserted-by":"publisher","first-page":"173","DOI":"10.1007\/s10470-020-01598-w","volume":"103","author":"M Shunmugathammal","year":"2020","unstructured":"Shunmugathammal M, Columbus CC, Anand S (2020) A nature inspired optimization algorithm for VLSI fixed-outline floorplanning. Analog Integr Circuits Signal Process 103:173\u2013186. https:\/\/doi.org\/10.1007\/s10470-020-01598-w","journal-title":"Analog Integr Circuits Signal Process"},{"key":"5812_CR25","doi-asserted-by":"publisher","first-page":"4159","DOI":"10.1007\/s00500-021-05591-x","volume":"25","author":"B Srinivasan","year":"2021","unstructured":"Srinivasan B, Venkatesan R (2021) Multi-objective optimization for energy and heat-aware VLSI floorplanning using enhanced firefly optimization. Soft Comput 25:4159\u20134174. https:\/\/doi.org\/10.1007\/s00500-021-05591-x","journal-title":"Soft Comput"},{"key":"5812_CR26","doi-asserted-by":"publisher","first-page":"245","DOI":"10.1016\/j.vlsi.2017.03.006","volume":"58","author":"J Chen","year":"2017","unstructured":"Chen J, Liu Y, Zhu Z, Zhu W (2017) An adaptive hybrid memetic algorithm for thermal-aware non-slicing VLSI floorplanning. Integr VLSI J 58:245\u2013252. https:\/\/doi.org\/10.1016\/j.vlsi.2017.03.006","journal-title":"Integr VLSI J"},{"key":"5812_CR27","doi-asserted-by":"crossref","unstructured":"Jiang L, Ouyang D, Zhou H, et al (2023) DPAHMA: a novel dual-population adaptive hybrid memetic algorithm for non-slicing VLSI floorplans. J Supercomput 1\u201339","DOI":"10.1007\/s11227-023-05277-1"},{"key":"5812_CR28","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2022.105361","author":"J Shanthi","year":"2022","unstructured":"Shanthi J, Rani DGN, Rajaram S (2022) A C4.5 decision tree classifier based floorplanning algorithm for system-on-chip design. Microelectron J. https:\/\/doi.org\/10.1016\/j.mejo.2022.105361","journal-title":"Microelectron J"},{"key":"5812_CR29","unstructured":"Wang L-T, Chang Y-W, Cheng K-TT (2009) Electronic design automation: synthesis, verification, and test. Morgan Kaufmann"},{"issue":"153","key":"5812_CR30","doi-asserted-by":"publisher","first-page":"34","DOI":"10.1126\/science.153.3731.34","volume":"80","author":"R Bellman","year":"1966","unstructured":"Bellman R (1966) Dynamic programming. Science 80(153):34\u201337","journal-title":"Science"},{"key":"5812_CR31","unstructured":"Anirudhan P, Hwang DK, Lusky S, Farrow R (1993) Efficient floorplan enumeration using dynamic programming. pp 1766\u20131769"},{"key":"5812_CR32","doi-asserted-by":"publisher","first-page":"105942","DOI":"10.1016\/j.mejo.2023.105942","volume":"140","author":"D Chowdary","year":"2023","unstructured":"Chowdary D, Sudhakar MS (2023) Multi-objective floorplanning optimization engaging dynamic programming for system on chip. Microelectron J 140:105942","journal-title":"Microelectron J"},{"key":"5812_CR33","doi-asserted-by":"publisher","unstructured":"Deshkar O (2020) Customized routing optimization flow to fix timing violations in ultra deep sub micron technology. Proceedings of 2020 3rd International Conferences Advances in Electronics, Computers and Communications ICAECC 2020 pp 1\u20135. https:\/\/doi.org\/10.1109\/ICAECC50550.2020.9339482","DOI":"10.1109\/ICAECC50550.2020.9339482"},{"key":"5812_CR34","doi-asserted-by":"publisher","DOI":"10.1016\/j.matpr.2020.11.818","author":"N Malladhi","year":"2021","unstructured":"Malladhi N, Attimarad GV (2021) Dynamic switching analysis of coupled RLC interconnects with physical and environmental variations. Mater Today Proc. https:\/\/doi.org\/10.1016\/j.matpr.2020.11.818","journal-title":"Mater Today Proc"},{"key":"5812_CR35","doi-asserted-by":"publisher","first-page":"415","DOI":"10.1109\/ICIRCA.2018.8597347","volume":"2018","author":"S Iyengar","year":"2018","unstructured":"Iyengar S, Shrinivasan L (2018) Power, performance and area optimization of I\/O design. Proc Int Conf Inven Res Comput Appl ICIRCA 2018:415\u2013420. https:\/\/doi.org\/10.1109\/ICIRCA.2018.8597347","journal-title":"Proc Int Conf Inven Res Comput Appl ICIRCA"},{"key":"5812_CR36","doi-asserted-by":"publisher","first-page":"2003","DOI":"10.1109\/TCSI.2021.3059347","volume":"68","author":"M Mostafa","year":"2021","unstructured":"Mostafa M, El-Kharashi MW, Dessouky M, Zaki AM (2021) A novel flow for reducing dynamic power and conditional performance improvement. IEEE Trans Circuits Syst I Regul Pap 68:2003\u20132016. https:\/\/doi.org\/10.1109\/TCSI.2021.3059347","journal-title":"IEEE Trans Circuits Syst I Regul Pap"},{"key":"5812_CR37","doi-asserted-by":"publisher","first-page":"147","DOI":"10.1016\/j.mejo.2018.12.001","volume":"83","author":"C Mohamed","year":"2019","unstructured":"Mohamed C, Soukaina M, Zine El Abidine AI (2019) Power aware setup timing optimization in physical design of ASICs. Microelectronics J 83:147\u2013154. https:\/\/doi.org\/10.1016\/j.mejo.2018.12.001","journal-title":"Microelectronics J"},{"key":"5812_CR38","doi-asserted-by":"publisher","first-page":"329","DOI":"10.1109\/TCST.2020.2974421","volume":"29","author":"G Bhat","year":"2021","unstructured":"Bhat G, Gumussoy S, Ogras UY (2021) Analysis and control of powererature dynamics in heterogeneous multiprocessors. IEEE Trans Control Syst Technol 29:329\u2013341. https:\/\/doi.org\/10.1109\/TCST.2020.2974421","journal-title":"IEEE Trans Control Syst Technol"},{"key":"5812_CR39","doi-asserted-by":"publisher","first-page":"584","DOI":"10.1109\/TCAD.2003.810748","volume":"22","author":"JG Kim","year":"2003","unstructured":"Kim JG, Kim YD (2003) A linear programming-based algorithm for floorplanning in VLSI design. IEEE Trans Comput Des Integr Circuits Syst 22:584\u2013592. https:\/\/doi.org\/10.1109\/TCAD.2003.810748","journal-title":"IEEE Trans Comput Des Integr Circuits Syst"},{"key":"5812_CR40","doi-asserted-by":"publisher","unstructured":"Lin L, Wu T, Zhang Z (2020) A diameter-based model of the rectilinear partitioning problem in VLSI physical design. In: Proceedings of 2020 Chinese Autom Congr CAC 2020, pp 2610\u20132615. https:\/\/doi.org\/10.1109\/CAC51589.2020.9327644","DOI":"10.1109\/CAC51589.2020.9327644"},{"key":"5812_CR41","doi-asserted-by":"publisher","first-page":"141","DOI":"10.1007\/s10836-021-05925-5","volume":"37","author":"Y Xiao","year":"2021","unstructured":"Xiao Y, Huang X, Liu K (2021) Model transferability from ImageNet to lithography hotspot detection. J Electron Test Theory Appl 37:141\u2013149. https:\/\/doi.org\/10.1007\/s10836-021-05925-5","journal-title":"J Electron Test Theory Appl"},{"key":"5812_CR42","unstructured":"Jyl\u00e4nki J (2010) A thousand ways to pack the bin-a practical approach to two-dimensional rectangle bin packing. Retrived From: http:\/\/citeseerx.ist.psu.edu\/viewdoc\/summary?doi=10.1.1.695.2918"},{"key":"5812_CR43","doi-asserted-by":"publisher","first-page":"47","DOI":"10.1613\/jair.3735","volume":"46","author":"E Huang","year":"2013","unstructured":"Huang E, Korf RE (2013) Optimal rectangle packing: an absolute placement approach. J Artif Intell Res 46:47\u201387. https:\/\/doi.org\/10.1613\/jair.3735","journal-title":"J Artif Intell Res"},{"key":"5812_CR44","doi-asserted-by":"publisher","first-page":"9308","DOI":"10.1007\/s11227-021-03650-6","volume":"77","author":"M Gupta","year":"2021","unstructured":"Gupta M, Bhargava L, Indu S (2021) Mapping techniques in multicore processors: current and future trends. J Supercomput 77:9308\u20139363. https:\/\/doi.org\/10.1007\/s11227-021-03650-6","journal-title":"J Supercomput"},{"key":"5812_CR45","doi-asserted-by":"publisher","first-page":"470","DOI":"10.1016\/j.swevo.2018.06.006","volume":"44","author":"N Pandey","year":"2019","unstructured":"Pandey N, Verma OP, Kumar A (2019) Nature inspired power optimization in smartphones. Swarm Evol Comput 44:470\u2013479. https:\/\/doi.org\/10.1016\/j.swevo.2018.06.006","journal-title":"Swarm Evol Comput"},{"key":"5812_CR46","doi-asserted-by":"publisher","first-page":"151","DOI":"10.1109\/TVLSI.2016.2562361","volume":"25","author":"M Rabozzi","year":"2017","unstructured":"Rabozzi M, Durelli GC, Miele A et al (2017) Floorplanning automation for partial-reconfigurable FPGAs via feasible placements generation. IEEE Trans Very Large Scale Integr Syst 25:151\u2013164. https:\/\/doi.org\/10.1109\/TVLSI.2016.2562361","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"key":"5812_CR47","doi-asserted-by":"publisher","first-page":"157","DOI":"10.1016\/j.vlsi.2017.06.013","volume":"59","author":"Q Xu","year":"2017","unstructured":"Xu Q, Chen S (2017) Fast thermal analysis for fixed-outline 3D floorplanning. Integr VLSI J 59:157\u2013167. https:\/\/doi.org\/10.1016\/j.vlsi.2017.06.013","journal-title":"Integr VLSI J"},{"key":"5812_CR48","doi-asserted-by":"publisher","first-page":"3285","DOI":"10.1016\/j.asoc.2013.02.011","volume":"13","author":"CS Hoo","year":"2013","unstructured":"Hoo CS, Jeevan K, Ganapathy V, Ramiah H (2013) Variable-order ant system for VLSI multiobjective floorplanning. Appl Soft Comput J 13:3285\u20133297. https:\/\/doi.org\/10.1016\/j.asoc.2013.02.011","journal-title":"Appl Soft Comput J"},{"key":"5812_CR49","doi-asserted-by":"publisher","first-page":"84","DOI":"10.1016\/j.vlsi.2022.04.001","volume":"86","author":"J Shanthi","year":"2022","unstructured":"Shanthi J, Rani DGN, Rajaram S (2022) An enhanced memetic algorithm using SKB tree representation for fixed-outline and temperature driven non-slicing floorplanning. Integration 86:84\u201397. https:\/\/doi.org\/10.1016\/j.vlsi.2022.04.001","journal-title":"Integration"},{"key":"5812_CR50","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/IGCC.2011.6008601","volume":"2011","author":"D Sengupta","year":"2011","unstructured":"Sengupta D, Veneris A, Wilton S et al (2011) Sequence pair based voltage island floorplanning. Int Green Comput Conf Work IGCC 2011:1\u20136. https:\/\/doi.org\/10.1109\/IGCC.2011.6008601","journal-title":"Int Green Comput Conf Work IGCC"},{"key":"5812_CR51","doi-asserted-by":"publisher","first-page":"473","DOI":"10.1109\/TVLSI.2011.2104983","volume":"20","author":"JM Lin","year":"2012","unstructured":"Lin JM, Hung ZX (2012) SKB-tree: a fixed-outline driven representation for modern floorplanning problems. IEEE Trans Very Large Scale Integr Syst 20:473\u2013484. https:\/\/doi.org\/10.1109\/TVLSI.2011.2104983","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"key":"5812_CR52","doi-asserted-by":"crossref","unstructured":"Chang Y-F, Ting C-K (2022) Multiple crossover and mutation operators enabled genetic algorithm for non-slicing VLSI floorplanning. In: 2022 IEEE congress on evolutionary computation (CEC). pp 1\u20138","DOI":"10.1109\/CEC55065.2022.9870396"},{"key":"5812_CR53","unstructured":"Bertsimas D, Tsitsiklis JN (1997) Introduction to linear optimization. Athena scientific Belmont, MA"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-023-05812-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11227-023-05812-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-023-05812-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,4,18]],"date-time":"2024-04-18T13:32:41Z","timestamp":1713447161000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11227-023-05812-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,12,14]]},"references-count":53,"journal-issue":{"issue":"7","published-print":{"date-parts":[[2024,5]]}},"alternative-id":["5812"],"URL":"https:\/\/doi.org\/10.1007\/s11227-023-05812-0","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,12,14]]},"assertion":[{"value":"11 November 2023","order":1,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"14 December 2023","order":2,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare that they have no known competing financial interests or personal relationships that could have appeared to influence the work reported in this paper.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}]}}