{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,13]],"date-time":"2026-02-13T20:38:59Z","timestamp":1771015139013,"version":"3.50.1"},"reference-count":30,"publisher":"Springer Science and Business Media LLC","issue":"8","license":[{"start":{"date-parts":[[2024,1,17]],"date-time":"2024-01-17T00:00:00Z","timestamp":1705449600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,1,17]],"date-time":"2024-01-17T00:00:00Z","timestamp":1705449600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2024,5]]},"DOI":"10.1007\/s11227-023-05857-1","type":"journal-article","created":{"date-parts":[[2024,1,17]],"date-time":"2024-01-17T17:37:29Z","timestamp":1705513049000},"page":"11066-11088","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["A fast and energy-efficient hybrid 4\u20132 compressor for multiplication in nanotechnology"],"prefix":"10.1007","volume":"80","author":[{"given":"Mojtaba","family":"Maleknejad","sequence":"first","affiliation":[]},{"given":"Fazel","family":"Sharifi","sequence":"additional","affiliation":[]},{"given":"Hojjat","family":"Sharifi","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2024,1,17]]},"reference":[{"key":"5857_CR1","doi-asserted-by":"publisher","first-page":"1950011","DOI":"10.1142\/S2010324719500115","volume":"9","author":"M Taheri","year":"2019","unstructured":"Taheri M, Sharifi F, Shafiabadi M, Mahmoodi H, Navi K (2019) Spin-based imprecise 4\u20132 compressor for energy-efficient multipliers. SPIN 9:1950011","journal-title":"SPIN"},{"key":"5857_CR2","doi-asserted-by":"crossref","unstructured":"F. Sabetzadeh F, Moaiyeri MH, Ahmadinejad M (2022) An ultra-efficient approximate multiplier with error compensation for error-resilient applications, In: IEEE transactions on circuits and systems II: express briefs","DOI":"10.1109\/TCSII.2022.3215065"},{"key":"5857_CR3","first-page":"3811","volume":"23","author":"A Weinberger","year":"1981","unstructured":"Weinberger A (1981) 4\u20132 Carry-save adder module. IBM Tech Discl Bull 23:3811\u20133814","journal-title":"IBM Tech Discl Bull"},{"key":"5857_CR4","doi-asserted-by":"crossref","unstructured":"Xiao W, Zhuo C, Qian W (2022) OPACT: optimization of approximate compressor tree for approximate multiplier. 2022 Design, Automation & Test in Europe Conference & Exhibition (DATE) pp 178-183","DOI":"10.23919\/DATE54114.2022.9774628"},{"issue":"3","key":"5857_CR5","doi-asserted-by":"publisher","first-page":"156","DOI":"10.1108\/CW-01-2019-0009","volume":"45","author":"Y Safaei Mehrabani","year":"2019","unstructured":"Safaei Mehrabani Y, Bagherizadeh M, Shafiabadi MH, Ghasempour A (2019) A low-PDAP and high-PSNR approximate 4:2 compressor cell in CNFET technology. Circuit World 45(3):156\u2013168","journal-title":"Circuit World"},{"issue":"1","key":"5857_CR6","doi-asserted-by":"publisher","first-page":"1","DOI":"10.3390\/electronics8010095","volume":"8","author":"M Masud","year":"2019","unstructured":"Masud M, A\u2019ain A, Khan I, Husin N (2019) Design of voltage mode electronically tunable first order all pass filter in \u00b1 0.7 V 16\u00a0nm CNFET technology. Electronics 8(1):1\u201319","journal-title":"Electronics"},{"key":"5857_CR7","doi-asserted-by":"publisher","first-page":"233","DOI":"10.1007\/s10470-017-1077-1","volume":"94","author":"M Maleknejad","year":"2018","unstructured":"Maleknejad M, Mirzaee RF, Navi K, Naji HR (2018) A capacitive multi-threshold threshold gate design to reach a high-performance PVT-tolerant 4:2 compressor by carbon nanotube FETs. Analog Integr Circ Sig Process 94:233\u2013246","journal-title":"Analog Integr Circ Sig Process"},{"key":"5857_CR8","doi-asserted-by":"publisher","first-page":"102962","DOI":"10.1016\/j.micpro.2019.102962","volume":"73","author":"M Taheri","year":"2020","unstructured":"Taheri M, Arasteh A, Mohammadyan S, Panahi A, Navi K (2020) A novel majority based imprecise 4:2 compressor with respect to the current and future VLSI industry. Microprocess Microsyst 73:102962","journal-title":"Microprocess Microsyst"},{"issue":"10","key":"5857_CR9","doi-asserted-by":"publisher","first-page":"1985","DOI":"10.1109\/TCSI.2004.835683","volume":"51","author":"CH Chang","year":"2004","unstructured":"Chang CH, Gu J, Zhang M (2004) Ultra low-voltage low-power CMOS 4\u20132 and 5\u20132 compressors for fast arithmetic circuits. IEEE Trans Circuits Syst I Regul Pap 51(10):1985\u20131997","journal-title":"IEEE Trans Circuits Syst I Regul Pap"},{"key":"5857_CR10","doi-asserted-by":"publisher","first-page":"3041","DOI":"10.1007\/s13369-013-0615-0","volume":"38","author":"D Bahrepour","year":"2013","unstructured":"Bahrepour D, Sharifii MJ (2013) A novel high speed full adder based on linear threshold gate and its application to a 4\u20132 compressor. Arab J Sci Eng 38:3041\u20133050","journal-title":"Arab J Sci Eng"},{"key":"5857_CR11","doi-asserted-by":"publisher","first-page":"1703","DOI":"10.1016\/j.compeleceng.2012.07.015","volume":"38","author":"A Pishvaie","year":"2012","unstructured":"Pishvaie A, Jaberipur G, Jahanian A (2012) Improved CMOS (4; 2) compressor designs for parallel multipliers. Comput Electr Eng 38:1703\u20131716","journal-title":"Comput Electr Eng"},{"key":"5857_CR12","doi-asserted-by":"crossref","unstructured":"Baran D, Aktan M, Oklobdzija VG (2010) Energy efficient implementation of parallel CMOS multipliers with improved compressors. In: Proceedings of the 16th ACM\/IEEE international symposium on low power electronics and design 147\u2013152","DOI":"10.1145\/1840845.1840876"},{"key":"5857_CR13","doi-asserted-by":"publisher","first-page":"1511","DOI":"10.1080\/00207217.2014.880133","volume":"101","author":"A Pishvaie","year":"2014","unstructured":"Pishvaie A, Jaberipur G, Jahanian A (2014) High-performance CMOS (4:2) compressors. Int J Electron 101:1511\u20131525","journal-title":"Int J Electron"},{"key":"5857_CR14","doi-asserted-by":"publisher","first-page":"224","DOI":"10.1016\/j.vlsi.2017.09.010","volume":"60","author":"A Arasteh","year":"2018","unstructured":"Arasteh A, Moaiyeri MH, Taheri M, Navi K, Bagherzadeh N (2018) An energy and area efficient 4:2 compressor based on FinFETs. Integration 60:224\u2013231","journal-title":"Integration"},{"key":"5857_CR15","doi-asserted-by":"publisher","first-page":"357","DOI":"10.1049\/iet-cds.2019.0105","volume":"14","author":"A Avan","year":"2020","unstructured":"Avan A, Maleknejad M, Navi K (2020) High-speed energy efficient process, voltage and temperature tolerant hybrid multi-threshold 4:2 compressor design in CNFET technology. IET Circuits Dev Syst 14:357\u2013368","journal-title":"IET Circuits Dev Syst"},{"key":"5857_CR16","doi-asserted-by":"crossref","unstructured":"Rao EJ, Samundiswary P (2022) A systematic comparison of approximate 4\u20132 compressors for efficient approximate multipliers. In: International Conference on Computing, Communication and Power Technology (IC3P) pp 144\u2013147","DOI":"10.1109\/IC3P52835.2022.00037"},{"key":"5857_CR17","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2021.104031","author":"M Maleknejad","year":"2021","unstructured":"Maleknejad M, Mirhosseini SM, Mohammadi S (2021) A CNFET-based PVT-tolerant hybrid majority logic 4:2 compressor design for high speed energy-efficient applications. Microprocess Microsyst. https:\/\/doi.org\/10.1016\/j.micpro.2021.104031","journal-title":"Microprocess Microsyst"},{"key":"5857_CR18","doi-asserted-by":"publisher","first-page":"1257","DOI":"10.1007\/s10825-018-1175-z","volume":"17","author":"M Maleknejad","year":"2018","unstructured":"Maleknejad M, Mohammadi S, Mirhosseini SM, Navi K, Naji HR, Hosseinzadeh M (2018) A low-power high-speed hybrid multi-threshold full adder design in CNFET technology. J Comput Electron 17:1257\u20131267","journal-title":"J Comput Electron"},{"issue":"11","key":"5857_CR19","doi-asserted-by":"publisher","first-page":"6113","DOI":"10.1109\/TED.2022.3207703","volume":"69","author":"MKQ Jooq","year":"2022","unstructured":"Jooq MKQ, Moaiyeri MH, Tamersit K (2022) A new design paradigm for auto-nonvolatile ternary srams using ferroelectric CNTFETS: from device to array architecture. IEEE Trans Electron Dev 69(11):6113\u20136120","journal-title":"IEEE Trans Electron Dev"},{"key":"5857_CR20","doi-asserted-by":"publisher","first-page":"1079","DOI":"10.1109\/4.597298","volume":"32","author":"R. Zimmermann, Fichtner W","year":"1997","unstructured":"R. Zimmermann, Fichtner W (1997) Low-power logic styles: CMOS versus pass-transistor logic. IEEE J Solid-State Circuits 32:1079\u20131090","journal-title":"IEEE J Solid-State Circuits"},{"key":"5857_CR21","unstructured":"Stanford University CNFET Model Website [Online]. Available from: \u2329http:\/\/nano.stanford.edu\/model.php?id=23\u232a"},{"key":"5857_CR22","doi-asserted-by":"publisher","first-page":"3186","DOI":"10.1109\/TED.2007.909030","volume":"54","author":"J Deng","year":"2007","unstructured":"Deng J, Wong HSP (2007) A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application - Part I: model of the intrinsic channel region. IEEE Trans Electron Dev 54:3186\u20133194","journal-title":"IEEE Trans Electron Dev"},{"key":"5857_CR23","doi-asserted-by":"publisher","first-page":"3186","DOI":"10.1109\/TED.2007.909030","volume":"57","author":"J Deng","year":"2007","unstructured":"Deng J, Wong HSP (2007) A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application - Part II: full device model and circuit performance benchmarking. IEEE Trans Electron Dev 57:3186\u20133194","journal-title":"IEEE Trans Electron Dev"},{"key":"5857_CR24","unstructured":"Emerging Research Devices, n.d. http:\/\/www.itrs.net\/links\/2007ITRS\/2007_chapters\/2007_ERD.pdf"},{"key":"5857_CR25","volume-title":"CMOS VLSI design: a circuits and systems perspective","author":"NHE Weste","year":"2010","unstructured":"Weste NHE, Harris D (2010) CMOS VLSI design: a circuits and systems perspective, 4th edn. Addison-Wesley Publishing Company, United States","edition":"4"},{"key":"5857_CR26","doi-asserted-by":"publisher","first-page":"6373","DOI":"10.1109\/ACCESS.2018.2889747","volume":"7","author":"R Li","year":"2019","unstructured":"Li R, Naous R, Fariborzi H, Salama KN (2019) Approximate computing with stochastic transistors\u2019 voltage over-scaling. IEEE Access 7:6373\u20136385","journal-title":"IEEE Access"},{"key":"5857_CR27","doi-asserted-by":"crossref","unstructured":"Sinha SK, Chaudhury S (2013) Impact of temperature variation on CNTFET device characteristics, In: International Conference on Control, Automation, Robotics and Embedded Systems (CARE) pp 1\u20135","DOI":"10.1109\/CARE.2013.6733774"},{"issue":"2","key":"5857_CR28","doi-asserted-by":"publisher","first-page":"184","DOI":"10.1109\/TNANO.2009.2028343","volume":"9","author":"K El Shabrawy","year":"2010","unstructured":"El Shabrawy K, Maharatna K, Bagnall D, Al-Hashimi BM (2010) Modeling SWCNT bandgap and effective mass variation using a monte carlo approach. IEEE Trans Nanotechnol 9(2):184\u2013193","journal-title":"IEEE Trans Nanotechnol"},{"issue":"2","key":"5857_CR29","doi-asserted-by":"publisher","first-page":"176","DOI":"10.1016\/j.vlsi.2010.01.003","volume":"43","author":"S Lin","year":"2010","unstructured":"Lin S, Kim Y-B, Lombardi F (2010) Design and analysis of a 32\u00a0nm PVT tolerant CMOS SRAM cell for low leakage and high stability. Integr VLSI J 43(2):176\u2013187","journal-title":"Integr VLSI J"},{"issue":"12","key":"5857_CR30","doi-asserted-by":"publisher","first-page":"1309","DOI":"10.1109\/TVLSI.2006.887807","volume":"14","author":"S Goel","year":"2006","unstructured":"Goel S, Kumar A, Bayoumi M (2006) Design of robust, energy-efficient full adders for deep-submicrometer design using hybrid-CMOS logic style. IEEE Trans Very Large Scale Integr (VLSI) Syst 14(12):1309\u20131321","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-023-05857-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11227-023-05857-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-023-05857-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,6]],"date-time":"2024-05-06T10:56:22Z","timestamp":1714992982000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11227-023-05857-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,1,17]]},"references-count":30,"journal-issue":{"issue":"8","published-print":{"date-parts":[[2024,5]]}},"alternative-id":["5857"],"URL":"https:\/\/doi.org\/10.1007\/s11227-023-05857-1","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,1,17]]},"assertion":[{"value":"8 December 2023","order":1,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"17 January 2024","order":2,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare no conflict of interest.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}},{"value":"All authors have read the Springer journal policies and submit this manuscript in accordance with those policies.","order":3,"name":"Ethics","group":{"name":"EthicsHeading","label":"Ethical approval"}}]}}