{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T07:40:03Z","timestamp":1740123603004,"version":"3.37.3"},"reference-count":29,"publisher":"Springer Science and Business Media LLC","issue":"10","license":[{"start":{"date-parts":[[2024,3,10]],"date-time":"2024-03-10T00:00:00Z","timestamp":1710028800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,3,10]],"date-time":"2024-03-10T00:00:00Z","timestamp":1710028800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62374049","62374049","62374049","62374049"],"award-info":[{"award-number":["62374049","62374049","62374049","62374049"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2024,7]]},"DOI":"10.1007\/s11227-024-06000-4","type":"journal-article","created":{"date-parts":[[2024,3,10]],"date-time":"2024-03-10T19:01:45Z","timestamp":1710097305000},"page":"13632-13656","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["DBU-PG: energy-efficient noc design using dual-buffering power gating"],"prefix":"10.1007","volume":"80","author":[{"given":"Yiming","family":"Ouyang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cheng","family":"Cao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dongyu","family":"Xu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wu","family":"Zhou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhengfeng","family":"Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huaguo","family":"Liang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2024,3,10]]},"reference":[{"issue":"5","key":"6000_CR1","doi-asserted-by":"publisher","first-page":"51","DOI":"10.1109\/MM.2007.4378783","volume":"27","author":"Y Hoskote","year":"2007","unstructured":"Hoskote Y, Vangal S, Singh A, Borkar N, Borkar S (2007) A 5-ghz mesh interconnect for a teraflops processor. IEEE Micro 27(5):51\u201361. https:\/\/doi.org\/10.1109\/MM.2007.4378783","journal-title":"IEEE Micro"},{"key":"6000_CR2","doi-asserted-by":"publisher","unstructured":"Chen L, Zhu D, Pedram M, Pinkston TM (2015) Power punch: towards non-blocking power-gating of noc routers. In: 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA), pp 378\u2013389. https:\/\/doi.org\/10.1109\/HPCA.2015.7056048","DOI":"10.1109\/HPCA.2015.7056048"},{"key":"6000_CR3","doi-asserted-by":"publisher","unstructured":"Yadav S, Laxmi V, Gaur MS (2020) Multiple-noc exploration and customization for energy efficient traffic distribution. In: 2020 IFIP\/IEEE 28th International Conference on Very Large Scale Integration (VLSI-SOC), 200\u2013201. https:\/\/doi.org\/10.1109\/VLSI-SOC46417.2020.9344101","DOI":"10.1109\/VLSI-SOC46417.2020.9344101"},{"key":"6000_CR4","doi-asserted-by":"publisher","unstructured":"Aligholipour R, Baharloo M, Farzaneh B, Abdollahi M, Khonsari A (2021) Tama: turn-aware mapping and architecture-a power-efficient network-on-chip approach. ACM Trans Embed Comput Syst 20(5). https:\/\/doi.org\/10.1145\/3462700","DOI":"10.1145\/3462700"},{"key":"6000_CR5","doi-asserted-by":"publisher","unstructured":"Farrokhbakht H, Kamali HM, Enright\u00a0Jerger N (2019) Muffin: minimally-buffered zero-delay power-gating technique in on-chip routers. In: 2019 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED), pp 1\u20136. https:\/\/doi.org\/10.1109\/ISLPED.2019.8824806","DOI":"10.1109\/ISLPED.2019.8824806"},{"key":"6000_CR6","doi-asserted-by":"publisher","unstructured":"Chen C, Tao Z, Miguel JS (2020) Bufferless nocs with scheduled deflection routing. In: 2020 14th IEEE\/ACM International Symposium on Networks-on-Chip (NOCS), pp 1\u20136. https:\/\/doi.org\/10.1109\/NOCS50636.2020.9241585","DOI":"10.1109\/NOCS50636.2020.9241585"},{"issue":"11","key":"6000_CR7","doi-asserted-by":"publisher","first-page":"1962","DOI":"10.1109\/TC.2020.3033163","volume":"70","author":"J Huang","year":"2021","unstructured":"Huang J, Bhosekar S, Boyapati R, Wang N, Hur B, Yum KH, Kim EJ (2021) A voting approach for adaptive network-on-chip power-gating. IEEE Trans Comput 70(11):1962\u20131975. https:\/\/doi.org\/10.1109\/TC.2020.3033163","journal-title":"IEEE Trans Comput"},{"key":"6000_CR8","doi-asserted-by":"publisher","unstructured":"Matsutani H, Koibuchi M, Ikebuchi D, Usami K, Nakamura H, Amano H (2010) Ultra fine-grained run-time power gating of on-chip routers for cmps. In: 2010 Fourth ACM\/IEEE International Symposium on Networks-on-Chip, pp 61\u201368. https:\/\/doi.org\/10.1109\/NOCS.2010.16","DOI":"10.1109\/NOCS.2010.16"},{"key":"6000_CR9","doi-asserted-by":"publisher","DOI":"10.1016\/j.compeleceng.2020.106578","volume":"83","author":"M Baharloo","year":"2020","unstructured":"Baharloo M, Aligholipour R, Abdollahi M, Khonsari A (2020) Changesub: a power efficient multiple network-on-chip architecture. Comput Electrical Eng 83:106578","journal-title":"Comput Electrical Eng"},{"key":"6000_CR10","doi-asserted-by":"publisher","unstructured":"Chen L, Pinkston TM (2012) Nord: Node-router decoupling for effective power-gating of on-chip routers. In: 2012 45th Annual IEEE\/ACM International Symposium on Microarchitecture, pp 270\u2013281. https:\/\/doi.org\/10.1109\/MICRO.2012.33","DOI":"10.1109\/MICRO.2012.33"},{"key":"6000_CR11","doi-asserted-by":"publisher","unstructured":"Wang P, Niknam S, Ma S, Wamg Z, Stefanov T (2019) A dynamic bypass approach to realize power efficient network-on-chip. In: 2019 IEEE 21st International Conference on High Performance Computing and Communications; IEEE 17th International Conference on Smart City; IEEE 5th International Conference on Data Science and Systems (HPCC\/SmartCity\/DSS), pp 2019\u20132026. https:\/\/doi.org\/10.1109\/HPCC\/SmartCity\/DSS.2019.00279","DOI":"10.1109\/HPCC\/SmartCity\/DSS.2019.00279"},{"key":"6000_CR12","doi-asserted-by":"publisher","unstructured":"Wang P, Niknam S, Ma S, Wang Z, Stefanov T (2019) Evc-based power gating approach to achieve low-power and high performance noc. In: 2019 22nd Euromicro Conference on Digital System Design (DSD), pp 116\u2013123. https:\/\/doi.org\/10.1109\/DSD.2019.00027","DOI":"10.1109\/DSD.2019.00027"},{"key":"6000_CR13","doi-asserted-by":"crossref","unstructured":"Wang P, Niknam S, Wang Z, Stefanov T (2017) A novel approach to reduce packet latency increase caused by power gating in network-on-chip. In: 2017 Eleventh IEEE\/ACM International Symposium on Networks-on-Chip (NOCS), pp 1\u20138","DOI":"10.1145\/3130218.3130220"},{"key":"6000_CR14","doi-asserted-by":"crossref","unstructured":"Das R, Narayanasamy S, Satpathy SK, Dreslinski RG (2013) Catnap: energy proportional multiple network-on-chip. In: Proceedings of the 40th Annual International Symposium on Computer Architecture","DOI":"10.1145\/2485922.2485950"},{"key":"6000_CR15","doi-asserted-by":"publisher","unstructured":"Samih A, Wang R, Krishna A, Maciocco C, Tai C, Solihin Y (2013) Energy-efficient interconnect via router parking. In: 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), 508\u2013519. https:\/\/doi.org\/10.1109\/HPCA.2013.6522345","DOI":"10.1109\/HPCA.2013.6522345"},{"key":"6000_CR16","doi-asserted-by":"crossref","unstructured":"Farrokhbakht H, Kamali HM, Jerger NDE, Hessabi S (2018) Sponge: a scalable pivot-based on\/off gating engine for reducing static power in noc routers. In: Proceedings of the International Symposium on Low Power Electronics and Design","DOI":"10.1145\/3218603.3218635"},{"key":"6000_CR17","doi-asserted-by":"crossref","unstructured":"Kim G, Kim, J., Yoo, S.: Flexibuffer: Reducing leakage power in on-chip network routers. 2011 48th ACM\/EDAC\/IEEE Design Automation Conference (DAC), 936\u2013941 (2011)","DOI":"10.1145\/2024724.2024932"},{"key":"6000_CR18","doi-asserted-by":"publisher","first-page":"286","DOI":"10.1016\/j.vlsi.2022.10.004","volume":"88","author":"W Zhou","year":"2022","unstructured":"Zhou W, Ouyang Y, Li J, Xu D (2022) A transparent virtual channel power gating method for on-chip network routers. Integration 88:286\u2013297","journal-title":"Integration"},{"key":"6000_CR19","doi-asserted-by":"crossref","unstructured":"Parikh R, Das R, Bertacco V (2014) Power-aware nocs through routing and topology reconfiguration. In: 2014 51st ACM\/EDAC\/IEEE Design Automation Conference (DAC), pp 1\u20136","DOI":"10.1109\/DAC.2014.6881489"},{"key":"6000_CR20","doi-asserted-by":"crossref","unstructured":"Seitanidis I, Psarras A, Chrysanthou K, Nicopoulos C (2015) Elastistore: Flexible elastic buffering for virtual-channel-based networks on chip. IEEE Trans Very Large Scale Integr Syst","DOI":"10.1109\/TVLSI.2014.2383442"},{"key":"6000_CR21","doi-asserted-by":"crossref","unstructured":"Zhan J, Ouyang J, Ge F, Zhao J, Xie Y (2015) Dimnoc: a dim silicon approach towards power-efficient on-chip network. In: 2015 52nd ACM\/EDAC\/IEEE Design Automation Conference (DAC), pp 1\u20136","DOI":"10.1145\/2744769.2744824"},{"key":"6000_CR22","doi-asserted-by":"publisher","first-page":"25","DOI":"10.1016\/j.suscom.2017.08.005","volume":"16","author":"HK Mondal","year":"2017","unstructured":"Mondal HK, Harsha GNS, Kishore R, Deb S (2017) P2noc: Power- and performance-aware noc architectures for sustainable computing. Sustain Comput Informatics Syst 16:25\u201337","journal-title":"Sustain Comput Informatics Syst"},{"key":"6000_CR23","doi-asserted-by":"publisher","unstructured":"Dimitrakopoulos G, Georgiadis N, Nicopoulos C, Kalligeros E Switch folding: network-on-chip routers with time-multiplexed output ports. In: 2013 Design, Automation and Test in Europe Conference and Exhibition (DATE), pp 344\u2013349 (2013). https:\/\/doi.org\/10.7873\/DATE.2013.081","DOI":"10.7873\/DATE.2013.081"},{"issue":"6","key":"6000_CR24","doi-asserted-by":"publisher","first-page":"1391","DOI":"10.1109\/TVLSI.2013.2268548","volume":"22","author":"AT Tran","year":"2014","unstructured":"Tran AT, Baas BM (2014) Achieving high-performance on-chip networks with shared-buffer routers. IEEE Trans Very Large Scale Integr Syst 22(6):1391\u20131403","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"key":"6000_CR25","doi-asserted-by":"publisher","unstructured":"Catania V, Mineo A, Monteleone S, Palesi M, Patti D (2015) Noxim: an open, extensible and cycle-accurate network on chip simulator. In: 2015 IEEE 26th International Conference on Application-specific Systems, Architectures and Processors (ASAP), pp 162\u2013163. https:\/\/doi.org\/10.1109\/ASAP.2015.7245728","DOI":"10.1109\/ASAP.2015.7245728"},{"key":"6000_CR26","doi-asserted-by":"publisher","unstructured":"Sun C, Chen C-HO, Kurian G, Wei L, Miller J, Agarwal A, Peh L-S, Stojanovic V (2012) Dsent\u2014a tool connecting emerging photonics with electronics for opto-electronic networks-on-chip modeling. In: 2012 IEEE\/ACM Sixth International Symposium on Networks-on-Chip, pp 201\u2013210. https:\/\/doi.org\/10.1109\/NOCS.2012.31","DOI":"10.1109\/NOCS.2012.31"},{"key":"6000_CR27","doi-asserted-by":"publisher","unstructured":"Hestness J, Grot B, Keckler SW (2010) Netrace: dependency-driven trace-based network-on-chip simulation. Association for Computing Machinery, New York, NY, USA. https:\/\/doi.org\/10.1145\/1921249.1921258","DOI":"10.1145\/1921249.1921258"},{"key":"6000_CR28","doi-asserted-by":"publisher","unstructured":"Matsutani H, Koibuchi M, Amano H, Wang D (2008) Run-time power gating of on-chip routers using look-ahead routing. In: 2008 Asia and South Pacific Design Automation Conference, pp 55\u201360. https:\/\/doi.org\/10.1109\/ASPDAC.2008.4484015","DOI":"10.1109\/ASPDAC.2008.4484015"},{"key":"6000_CR29","doi-asserted-by":"publisher","unstructured":"Hu Z, Buyuktosunoglu A, Srinivasan V, Zyuban V, Jacobson H, Bose P (2004) Microarchitectural techniques for power gating of execution units. In: Proceedings of the 2004 International Symposium on Low Power Electronics and Design (IEEE Cat. No.04TH8758), pp 32\u201337. https:\/\/doi.org\/10.1145\/1013235.1013249","DOI":"10.1145\/1013235.1013249"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-024-06000-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11227-024-06000-4\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-024-06000-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,6,10]],"date-time":"2024-06-10T11:13:23Z","timestamp":1718018003000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11227-024-06000-4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,3,10]]},"references-count":29,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2024,7]]}},"alternative-id":["6000"],"URL":"https:\/\/doi.org\/10.1007\/s11227-024-06000-4","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"type":"print","value":"0920-8542"},{"type":"electronic","value":"1573-0484"}],"subject":[],"published":{"date-parts":[[2024,3,10]]},"assertion":[{"value":"14 February 2024","order":1,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"10 March 2024","order":2,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare that they have no known competing financial interests or personal relationships that could have appeared to influence the work reported in this paper.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}},{"value":"Our work does not involve human and animal research.","order":3,"name":"Ethics","group":{"name":"EthicsHeading","label":"Ethical approval"}}]}}