{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T07:40:28Z","timestamp":1740123628474,"version":"3.37.3"},"reference-count":51,"publisher":"Springer Science and Business Media LLC","issue":"10","license":[{"start":{"date-parts":[[2024,3,25]],"date-time":"2024-03-25T00:00:00Z","timestamp":1711324800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"},{"start":{"date-parts":[[2024,3,25]],"date-time":"2024-03-25T00:00:00Z","timestamp":1711324800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"}],"funder":[{"DOI":"10.13039\/501100011033","name":"Agencia Estatal de Investigaci\u00f3n","doi-asserted-by":"publisher","award":["TED2021-129221B-I00"],"award-info":[{"award-number":["TED2021-129221B-I00"]}],"id":[{"id":"10.13039\/501100011033","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004687","name":"Universidad de Murcia","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100004687","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2024,7]]},"abstract":"<jats:title>Abstract<\/jats:title><jats:p>In the era of heterogeneous computing, a new paradigm called accelerator level parallelism (ALP) has emerged. In ALP, accelerators are used concurrently to provide unprecedented levels of performance and energy efficiency. To reach that there are many problems to be solved, one of the most challenging being co-execution. In this paper, we present a new scheduling framework called POAS, a general method for providing co-execution to applications. Our proposal consists of four steps: predict, optimize, adapt and schedule. With POAS, an unseen application can be executed concurrently in ALP with little effort. We evaluate POAS on a heterogeneous environment consisting of CPUs, GPUs (CUDA cores), and XPUs (Tensor cores) on two different fields, namely linear algebra (matrix multiplication benchmark) and deep learning (convolution benchmark). Our experiments prove that POAS provides excellent performance and completes the tasks within a time very close to the optimal time for the hardware and applications used, with a negligible execution time overhead. Moreover, the POAS predictor performed exceptionally well, achieving very low RMSE values for both use cases. Therefore, POAS can be a valuable tool for fully exploiting ALP and improving overall performance over offloading in heterogeneous settings.<\/jats:p>","DOI":"10.1007\/s11227-024-06008-w","type":"journal-article","created":{"date-parts":[[2024,3,25]],"date-time":"2024-03-25T16:02:35Z","timestamp":1711382555000},"page":"14666-14693","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["POAS: a framework for exploiting accelerator level parallelism in heterogeneous environments"],"prefix":"10.1007","volume":"80","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4391-2451","authenticated-orcid":false,"given":"Pablo Antonio","family":"Mart\u00ednez","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7265-3508","authenticated-orcid":false,"given":"Gregorio","family":"Bernab\u00e9","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6388-2835","authenticated-orcid":false,"given":"Jos\u00e9 Manuel","family":"Garc\u00eda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2024,3,25]]},"reference":[{"issue":"1","key":"6008_CR1","doi-asserted-by":"publisher","first-page":"407","DOI":"10.1007\/s00500-020-05152-8","volume":"25","author":"U Ahmed","year":"2021","unstructured":"Ahmed U, Lin JC, Srivastava G, Aleem M (2021) A load balance multi-scheduling model for OpenCL kernel tasks in an integrated cluster. Soft Comput 25(1):407\u2013420","journal-title":"Soft Comput"},{"key":"6008_CR2","doi-asserted-by":"crossref","unstructured":"Anders M, Kaul H, Mathew S, et\u00a0al. (2018) 2.9TOPS\/W Reconfigurable Dense\/Sparse Matrix-Multiply Accelerator with Unified INT8\/INTI6\/FP16 Datapath in 14NM Tri-Gate CMOS. In: 2018 IEEE Symposium on VLSI Circuits, pp. 39\u201340","DOI":"10.1109\/VLSIC.2018.8502333"},{"key":"6008_CR3","doi-asserted-by":"publisher","first-page":"127257","DOI":"10.1016\/j.neucom.2024.127257","volume":"573","author":"SS Basha","year":"2024","unstructured":"Basha SS, Farazuddin M, Pulabaigari V, Dubey SR, Mukherjee S (2024) Deep model compression based on the training history. Neurocomputing 573:127257","journal-title":"Neurocomputing"},{"issue":"10","key":"6008_CR4","doi-asserted-by":"publisher","first-page":"1033","DOI":"10.1109\/71.963416","volume":"12","author":"O Beaumont","year":"2001","unstructured":"Beaumont O, Boudet V, Rastello F, Robert Y (2001) Matrix multiplication on heterogeneous platforms. IEEE Trans Parallel Distrib Syst 12(10):1033\u20131051","journal-title":"IEEE Trans Parallel Distrib Syst"},{"issue":"4","key":"6008_CR5","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3320060","volume":"52","author":"T Ben-Nun","year":"2019","unstructured":"Ben-Nun T, Hoefler T (2019) Demystifying parallel and distributed deep learning: an in-depth concurrency analysis. ACM Comput Surv 52(4):1\u201343","journal-title":"ACM Comput Surv"},{"issue":"12","key":"6008_CR6","doi-asserted-by":"publisher","first-page":"9922","DOI":"10.1007\/s11227-020-03235-9","volume":"76","author":"J C\u00e1mara","year":"2020","unstructured":"C\u00e1mara J, Cuenca J, Gim\u00e9nez D (2020) Integrating software and hardware hierarchies in an autotuning method for parallel routines in heterogeneous clusters. J Supercomput 76(12):9922\u20139941","journal-title":"J Supercomput"},{"key":"6008_CR7","unstructured":"Catal\u00e1n S, Igual FD, Mayo R, et\u00a0al. (2015) Performance and energy optimization of matrix multiplication on asymmetric big. LITTLE Processors"},{"issue":"2","key":"6008_CR8","doi-asserted-by":"publisher","first-page":"42","DOI":"10.1109\/MM.2018.022071134","volume":"38","author":"J Choquette","year":"2018","unstructured":"Choquette J, Giroux O, Foley D (2018) Volta: performance and programmability. IEEE Micro 38(2):42\u201352","journal-title":"IEEE Micro"},{"issue":"6","key":"6008_CR9","doi-asserted-by":"publisher","first-page":"42","DOI":"10.1109\/MM.2021.3113475","volume":"41","author":"WJ Dally","year":"2021","unstructured":"Dally WJ, Keckler SW, Kirk DB (2021) Evolution of the graphics processing unit (GPU). IEEE Micro 41(6):42\u201351","journal-title":"IEEE Micro"},{"issue":"7","key":"6008_CR10","doi-asserted-by":"publisher","first-page":"48","DOI":"10.1145\/3361682","volume":"63","author":"WJ Dally","year":"2020","unstructured":"Dally WJ, Turakhia Y, Han S (2020) Domain-specific hardware accelerators. Commun ACM 63(7):48\u201357","journal-title":"Commun ACM"},{"key":"6008_CR11","doi-asserted-by":"crossref","unstructured":"Esmaeilzadeh H, Blem E, St.\u00a0Amant R, Sankaralingam K, Burger D (2011) Dark silicon and the end of multicore scaling. ISCA \u201911, New York, NY, USA. Association for Computing Machinery, pp. 365\u2013376","DOI":"10.1145\/2024723.2000108"},{"key":"6008_CR12","first-page":"100661","volume":"35","author":"BW Ford","year":"2022","unstructured":"Ford BW, Zong Z (2022) A cost effective framework for analyzing cross-platform software energy efficiency. Sustain Comput: Inform Syst 35:100661","journal-title":"Sustain Comput: Inform Syst"},{"issue":"1","key":"6008_CR13","doi-asserted-by":"publisher","first-page":"17","DOI":"10.1109\/TC.2020.2980520","volume":"70","author":"B Forsberg","year":"2021","unstructured":"Forsberg B, Benini L, Marongiu A (2021) HePREM: a predictable execution model for GPU-based heterogeneous SoCs. IEEE Trans Comput 70(1):17\u201329","journal-title":"IEEE Trans Comput"},{"issue":"1","key":"6008_CR14","doi-asserted-by":"publisher","first-page":"115","DOI":"10.1007\/s10766-021-00721-2","volume":"50","author":"T Geng","year":"2022","unstructured":"Geng T, Amaris M, Zuckerman S et al (2022) A profile-based AI-assisted dynamic scheduling approach for heterogeneous architectures. Int J Parallel Prog 50(1):115\u2013151","journal-title":"Int J Parallel Prog"},{"issue":"12","key":"6008_CR15","doi-asserted-by":"publisher","first-page":"36","DOI":"10.1145\/3460970","volume":"64","author":"MD Hill","year":"2021","unstructured":"Hill MD, Reddi VJ (2021) Accelerator-level parallelism. Commun ACM 64(12):36\u201338","journal-title":"Commun ACM"},{"key":"6008_CR16","unstructured":"IBM. IBM ILOG CPLEX Optimizer, 2022. https:\/\/www.ibm.com\/analytics\/cplex-optimizer"},{"key":"6008_CR17","unstructured":"Intel. Optimizing software for x86 Hybrid archiecture. Intel White Paper, 2021"},{"key":"6008_CR18","unstructured":"Intel. Intel oneAPI Programming Guide, 2022. https:\/\/www.intel.com\/content\/www\/us\/en\/develop\/documentation\/oneapi-programming-guide\/top.html"},{"key":"6008_CR19","unstructured":"Jia Z, Maggioni M, Smith J, Scarpazza DP(2019) Dissecting the NVidia turing T4 GPU via Microbenchmarking"},{"key":"6008_CR20","unstructured":"Jia Z, Maggioni M, Staiger B, Scarpazza DP (2018) Dissecting the NVIDIA Volta GPU Architecture via Microbenchmarking"},{"key":"6008_CR21","doi-asserted-by":"crossref","unstructured":"Jouppi NP, Young C, Patil N, et\u00a0al. (2017) In-datacenter performance analysis of a tensor processing unit. In: Proceedings of the 44th Annual International Symposium on Computer Architecture, ISCA \u201917, New York, NY, USA, Association for Computing Machinery, pp. 1\u201312","DOI":"10.1145\/3079856.3080246"},{"issue":"12","key":"6008_CR22","doi-asserted-by":"publisher","first-page":"2607","DOI":"10.1007\/s00607-020-00846-1","volume":"102","author":"H Kang","year":"2020","unstructured":"Kang H, Kwon HC, Kim D (2020) HPMaX: heterogeneous parallel matrix multiplication using CPUs and GPUs. Computing 102(12):2607\u20132631","journal-title":"Computing"},{"key":"6008_CR23","doi-asserted-by":"crossref","unstructured":"Lee H, Ruys W, Henriksen I, et\u00a0al. (2022) Parla: a python orchestration system for heterogeneous architectures. In: Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis, SC \u201922","DOI":"10.1109\/SC41404.2022.00056"},{"issue":"9","key":"6008_CR24","doi-asserted-by":"publisher","first-page":"2148","DOI":"10.1109\/TPDS.2021.3135876","volume":"33","author":"J Mack","year":"2022","unstructured":"Mack J, Arda SE, Ogras UY, Akoglu A (2022) Performant, multi-objective scheduling of highly interleaved task graphs on heterogeneous system on chip devices. IEEE Trans Parall Distrib Syst 33(9):2148\u20132162","journal-title":"IEEE Trans Parall Distrib Syst"},{"issue":"13","key":"6008_CR25","doi-asserted-by":"publisher","first-page":"6917","DOI":"10.1002\/cpe.6917","volume":"34","author":"PA Mart\u00ednez","year":"2022","unstructured":"Mart\u00ednez PA, Peccerillo B, Bartolini S et al (2022) Applying Intel\u2019s oneAPI to a machine learning case study. Concurr Comput Pract Exper 34(13):6917","journal-title":"Concurr Comput Pract Exper"},{"issue":"3","key":"6008_CR26","doi-asserted-by":"publisher","first-page":"419","DOI":"10.1177\/10943420221077107","volume":"36","author":"PA Mart\u00ednez","year":"2022","unstructured":"Mart\u00ednez PA, Peccerillo B, Bartolini S et al (2022) Performance portability in a real world application: PHAST applied to Caffe. Int J High Perform Comput Appl 36(3):419\u2013439","journal-title":"Int J High Perform Comput Appl"},{"key":"6008_CR27","doi-asserted-by":"publisher","first-page":"95","DOI":"10.1016\/j.cpc.2015.05.004","volume":"195","author":"W Michel-Brown","year":"2015","unstructured":"Michel Brown W, Carrillo JM, Gavhane N et al (2015) Optimizing legacy molecular dynamics software with directive-based offload. Comput Phys Commun 195:95\u2013101","journal-title":"Comput Phys Commun"},{"key":"6008_CR28","doi-asserted-by":"crossref","unstructured":"Nguyen D, Lee J (2016) Communication-aware mapping of stream graphs for Multi-GPU Platforms. In: Proceedings of the 2016 International Symposium on Code Generation and Optimization, CGO \u201916, pp. 94\u2013104, New York, NY, Association for Computing Machinery","DOI":"10.1145\/2854038.2854055"},{"key":"6008_CR29","doi-asserted-by":"publisher","first-page":"522","DOI":"10.1016\/j.future.2020.02.016","volume":"107","author":"R Nozal","year":"2020","unstructured":"Nozal R, Bosque JL, Beivide R (2020) EngineCL: usability and performance in heterogeneous computing. Futur Gener Comput Syst 107:522\u2013537","journal-title":"Futur Gener Comput Syst"},{"issue":"19","key":"6008_CR30","doi-asserted-by":"publisher","first-page":"2386","DOI":"10.3390\/electronics10192386","volume":"10","author":"R Nozal","year":"2021","unstructured":"Nozal R, Bosque JL (2021) Straightforward heterogeneous computing with the oneapi coexecutor runtime. Electronics 10(19):2386","journal-title":"Electronics"},{"key":"6008_CR31","unstructured":"NVIDIA. CUDA Toolkit Documentation (cuBLAS): tensor core usage, 2022. https:\/\/docs.nvidia.com\/cuda\/cublas\/index.html#tensorop-restrictions"},{"key":"6008_CR32","unstructured":"NVIDIA. Guidelines for good performance on tensor cores, 2022. https:\/\/docs.nvidia.com\/deeplearning\/cudnn\/developer-guide\/index.html#tensor-ops-guidelines-for-dl-compiler"},{"key":"6008_CR33","unstructured":"NVIDIA. Tensor Layouts In Memory: NCHW vs NHWC, 2022. https:\/\/docs.nvidia.com\/deeplearning\/performance\/dl-performance-convolutional\/index.html#tensor-layout"},{"key":"6008_CR34","doi-asserted-by":"publisher","first-page":"27","DOI":"10.1016\/j.jpdc.2022.01.001","volume":"162","author":"X Ouyang","year":"2022","unstructured":"Ouyang X, Zhu Y (2022) Core-aware combining: accelerating critical section execution on heterogeneous multi-core systems via combining synchronization. J Parall Distrib Comput 162:27\u201343","journal-title":"J Parall Distrib Comput"},{"key":"6008_CR35","doi-asserted-by":"crossref","unstructured":"Oyama, Y, Ben-Nun, T, Hoefler T, Matsuoka S (2018) Accelerating deep learning frameworks with micro-batches. In: 2018 IEEE International Conference on Cluster Computing (CLUSTER), pp. 402\u2013412","DOI":"10.1109\/CLUSTER.2018.00058"},{"issue":"4","key":"6008_CR36","doi-asserted-by":"publisher","first-page":"933","DOI":"10.1109\/JSSC.2019.2960480","volume":"55","author":"DH Park","year":"2020","unstructured":"Park DH, Pal S, Feng S et al (2020) A 7.3 M output non-zeros\/J, 11.7 M output non-zeros\/gb reconfigurable sparse matrix-matrix multiplication accelerator. IEEE J Solid-State Circ 55(4):933\u2013944","journal-title":"IEEE J Solid-State Circ"},{"key":"6008_CR37","doi-asserted-by":"publisher","first-page":"102561","DOI":"10.1016\/j.sysarc.2022.102561","volume":"129","author":"B Peccerillo","year":"2022","unstructured":"Peccerillo B, Mannino M, Mondelli A, Bartolini S (2022) A survey on hardware accelerators: taxonomy, trends, challenges, and perspectives. J Syst Architect 129:102561","journal-title":"J Syst Architect"},{"key":"6008_CR38","doi-asserted-by":"crossref","unstructured":"Pellizzoni R, Betti E, Bak S, et\u00a0al. 2011 A predictable execution model for COTS-based embedded systems. In: 2011 17th IEEE Real-time and Embedded Technology and Applications Symposium, pp. 269\u2013279","DOI":"10.1109\/RTAS.2011.33"},{"key":"6008_CR39","doi-asserted-by":"publisher","first-page":"102329","DOI":"10.1016\/j.sysarc.2021.102329","volume":"122","author":"J Peng","year":"2022","unstructured":"Peng J, Li K, Chen J, Li K (2022) HEA-PAS: a hybrid energy allocation strategy for parallel applications scheduling on heterogeneous computing systems. J Syst Architect 122:102329","journal-title":"J Syst Architect"},{"key":"6008_CR40","doi-asserted-by":"publisher","first-page":"45","DOI":"10.1016\/j.jpdc.2018.11.001","volume":"125","author":"B P\u00e9rez","year":"2019","unstructured":"P\u00e9rez B, Stafford E, Bosque JL, Beivide R, Mateo S, Teruel X, Martorell X, Ayguad\u00e9 E (2019) Auto-tuned OpenCL kernel co-execution in OmpSs for heterogeneous systems. J Parall Distrib Comput 125:45\u201357","journal-title":"J Parall Distrib Comput"},{"issue":"15","key":"6008_CR41","doi-asserted-by":"publisher","first-page":"17150","DOI":"10.1007\/s11227-022-04556-7","volume":"78","author":"V Raca","year":"2022","unstructured":"Raca V, Umboh SW, Mehofer E, Scholz B (2022) Runtime and energy constrained work scheduling for heterogeneous systems. J Supercomp 78(15):17150\u201317177","journal-title":"J Supercomp"},{"key":"6008_CR42","doi-asserted-by":"publisher","first-page":"102398","DOI":"10.1016\/j.sysarc.2022.102398","volume":"124","author":"A Rodr\u00edguez","year":"2022","unstructured":"Rodr\u00edguez A, Navarro A, Nikov K et al (2022) Lightweight asynchronous scheduling in heterogeneous reconfigurable systems. J Syst Archit 124:102398","journal-title":"J Syst Archit"},{"key":"6008_CR43","doi-asserted-by":"publisher","first-page":"39","DOI":"10.1016\/j.jpdc.2021.10.002","volume":"160","author":"A Sorokin","year":"2022","unstructured":"Sorokin A, Malkovsky S, Tsoy G (2022) Comparing the performance of general matrix multiplication routine on heterogeneous computing systems. J Parall Distrib Comput 160:39\u201348","journal-title":"J Parall Distrib Comput"},{"issue":"6","key":"6008_CR44","doi-asserted-by":"publisher","first-page":"589","DOI":"10.1177\/1094342020921340","volume":"34","author":"JD Stevens","year":"2020","unstructured":"Stevens JD, Kl\u00f6ckner A (2020) A mechanism for balancing accuracy and scope in cross-machine black-box GPU performance modeling. Int J High Perform Comput Appl 34(6):589\u2013614","journal-title":"Int J High Perform Comput Appl"},{"issue":"12","key":"6008_CR45","doi-asserted-by":"publisher","first-page":"2295","DOI":"10.1109\/JPROC.2017.2761740","volume":"105","author":"V Sze","year":"2017","unstructured":"Sze V, Chen Y-H, Yang T-J, Emer JS (2017) Efficient processing of deep neural networks: a tutorial and survey. Proceedings IEEE 105(12):2295\u20132329","journal-title":"Proceedings IEEE"},{"issue":"3","key":"6008_CR46","doi-asserted-by":"publisher","first-page":"64","DOI":"10.1145\/3430936","volume":"64","author":"NC Thompson","year":"2021","unstructured":"Thompson NC, Spanuth S (2021) The decline of computers as a general purpose technology. Commun ACM 64(3):64\u201372","journal-title":"Commun ACM"},{"key":"6008_CR47","doi-asserted-by":"crossref","unstructured":"Wen Y, O\u2019Boyle MFP (2017) Merge or Separate? Multi-Job Scheduling for OpenCL Kernels on CPU\/GPU Platforms. In: Proceedings of the General Purpose GPUs, GPGPU-10, New York, NY, USA. Association for Computing Machinery, pp 22\u201331","DOI":"10.1145\/3038228.3038235"},{"key":"6008_CR48","doi-asserted-by":"crossref","unstructured":"Wen Y,Wang Z, O\u2019Boyle MFP (2014) Smart multi-task scheduling for OpenCL programs on CPU\/GPU heterogeneous platforms. In: 2014 21st International Conference on High Performance Computing (HiPC), pp. 1\u201310","DOI":"10.1109\/HiPC.2014.7116910"},{"issue":"1","key":"6008_CR49","doi-asserted-by":"publisher","first-page":"200","DOI":"10.1007\/s11227-021-03883-5","volume":"78","author":"S Yesil","year":"2022","unstructured":"Yesil S, Ozturk O (2022) Scheduling for heterogeneous systems in accelerator-rich environments. J Supercomput 78(1):200\u2013221","journal-title":"J Supercomput"},{"issue":"3","key":"6008_CR50","doi-asserted-by":"publisher","first-page":"905","DOI":"10.1109\/TPDS.2016.2586074","volume":"28","author":"F Zhang","year":"2017","unstructured":"Zhang F, Zhai J, He B, Zhang S, Chen W (2017) Understanding Co-Running Behaviors on Integrated CPU\/GPU Architectures. IEEE Trans Parallel Distrib Syst 28(3):905\u2013918","journal-title":"IEEE Trans Parallel Distrib Syst"},{"key":"6008_CR51","doi-asserted-by":"publisher","first-page":"9529022","DOI":"10.1155\/2021\/9529022","volume":"2021","author":"N Zhou","year":"2021","unstructured":"Zhou N, Liao X, Li F et al (2021) List scheduling algorithm based on virtual scheduling length table in heterogeneous computing system. Wirel Commun Mob Comput 2021:9529022","journal-title":"Wirel Commun Mob Comput"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-024-06008-w.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11227-024-06008-w\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-024-06008-w.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,6,10]],"date-time":"2024-06-10T11:10:03Z","timestamp":1718017803000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11227-024-06008-w"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,3,25]]},"references-count":51,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2024,7]]}},"alternative-id":["6008"],"URL":"https:\/\/doi.org\/10.1007\/s11227-024-06008-w","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"type":"print","value":"0920-8542"},{"type":"electronic","value":"1573-0484"}],"subject":[],"published":{"date-parts":[[2024,3,25]]},"assertion":[{"value":"18 February 2024","order":1,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"25 March 2024","order":2,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"Not applicable.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Ethical approval"}}]}}