{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,3]],"date-time":"2026-06-03T15:58:42Z","timestamp":1780502322001,"version":"3.54.1"},"reference-count":54,"publisher":"Springer Science and Business Media LLC","issue":"11","license":[{"start":{"date-parts":[[2024,4,4]],"date-time":"2024-04-04T00:00:00Z","timestamp":1712188800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"},{"start":{"date-parts":[[2024,4,4]],"date-time":"2024-04-04T00:00:00Z","timestamp":1712188800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"}],"funder":[{"DOI":"10.13039\/501100005378","name":"Hacettepe University","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100005378","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2024,7]]},"abstract":"<jats:title>Abstract<\/jats:title><jats:p>The 2D mesh topology-based Network-on-Chip (NoC) is a prevalent structure in System-on-Chip (SoC) designs, offering implementation and fabrication benefits. However, increased NoC scale leads to longer communication paths, more hops, and higher end-to-end latency and energy consumption. To mitigate these issues, Wireless NoC (WiNoC) integrates wireless communication, enhancing data rates, energy efficiency, and routing flexibility. Despite several mapping algorithms for NoCs, optimal techniques for hybrid WiNoCs are underexplored. This study proposes two novel application mapping methods for 2D mesh topology-based hybrid WiNoCs, using quadratic programming (QP) and simulated annealing (SA). Our goal is to minimize communication-related energy consumption. We evaluated these methods across various wireless router configurations, benchmarks, and custom application graphs. The QP-based method excels in smaller problems, while the SA-based approach yields optimal or near-optimal results for larger sizes within practical runtimes.<\/jats:p>","DOI":"10.1007\/s11227-024-06062-4","type":"journal-article","created":{"date-parts":[[2024,4,4]],"date-time":"2024-04-04T18:01:58Z","timestamp":1712253718000},"page":"15582-15612","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":6,"title":["Energy-aware application mapping methods for mesh-based hybrid wireless network-on-chips"],"prefix":"10.1007","volume":"80","author":[{"given":"Alperen","family":"Cakin","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Selma","family":"Dilek","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Suleyman","family":"Tosun","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2024,4,4]]},"reference":[{"key":"6062_CR1","doi-asserted-by":"publisher","first-page":"239","DOI":"10.1016\/B978-0-12-374494-4.00013-X","volume-title":"Architecture of Network Systems","author":"D Serpanos","year":"2011","unstructured":"Serpanos D (2011) Wolf T (2011) Chapter 13 - networks on chips. In: Serpanos D, Wolf T (eds) Architecture of Network Systems. The Morgan Kaufmann Series in Computer Architecture and Design. Morgan Kaufmann, Boston, pp 239\u2013248. https:\/\/doi.org\/10.1016\/B978-0-12-374494-4.00013-X"},{"issue":"1","key":"6062_CR2","doi-asserted-by":"publisher","first-page":"69","DOI":"10.1016\/j.sysarc.2010.10.001","volume":"57","author":"S Tosun","year":"2011","unstructured":"Tosun S (2011) New heuristic algorithms for energy aware application mapping and routing on mesh-based nocs. J Syst Archit 57(1):69\u201378. https:\/\/doi.org\/10.1016\/j.sysarc.2010.10.001","journal-title":"J Syst Archit"},{"key":"6062_CR3","doi-asserted-by":"publisher","first-page":"37","DOI":"10.1016\/B978-0-12-803625-9.00011-X","volume-title":"Sustainable wireless network-on-chip architectures","author":"J Murray","year":"2016","unstructured":"Murray J, Wettin P, Pande PP, Shirazi B (2016) Chapter 4 - wireless small-world nocs. In: Murray J, Wettin P, Pande PP, Shirazi B (eds) Sustainable wireless network-on-chip architectures. Morgan Kaufmann, Boston, pp 37\u201345. https:\/\/doi.org\/10.1016\/B978-0-12-803625-9.00011-X"},{"issue":"3","key":"6062_CR4","doi-asserted-by":"publisher","first-page":"98","DOI":"10.1049\/joe.2013.0209","volume":"2014","author":"S Wang","year":"2014","unstructured":"Wang S, Jin T (2014) Wireless network-on-chip: a survey. J Eng 2014(3):98\u2013104. https:\/\/doi.org\/10.1049\/joe.2013.0209","journal-title":"J Eng"},{"key":"6062_CR5","unstructured":"Li X (2012) Survey of wireless network-on-chip systems. Ph.D. thesis, Auburn University, Auburn, Alabama, USA"},{"issue":"2","key":"6062_CR6","doi-asserted-by":"publisher","first-page":"228","DOI":"10.1109\/JETCAS.2012.2193835","volume":"2","author":"S Deb","year":"2012","unstructured":"Deb S, Ganguly A, Pande PP, Belzer B, Heo D (2012) Wireless noc as interconnection backbone for multicore chips: promises and challenges. IEEE J Emerg Sel Top Circuits Syst 2(2):228\u2013239. https:\/\/doi.org\/10.1109\/JETCAS.2012.2193835","journal-title":"IEEE J Emerg Sel Top Circuits Syst"},{"key":"6062_CR7","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2020.101807","volume":"108","author":"F Rad","year":"2020","unstructured":"Rad F, Reshadi M, Khadem-Zadeh A (2020) A survey and taxonomy of congestion control mechanisms in wireless network on chip. J Syst Archit 108:101807. https:\/\/doi.org\/10.1016\/j.sysarc.2020.101807","journal-title":"J Syst Archit"},{"key":"6062_CR8","volume-title":"Computers and intractability: a guide to the theory of NP-completeness (series of books in the mathematical sciences)","author":"MR Garey","year":"1979","unstructured":"Garey MR, Johnson DS (1979) Computers and intractability: a guide to the theory of NP-completeness (series of books in the mathematical sciences), 1st edn. W. H. Freeman, New York","edition":"1"},{"key":"6062_CR9","doi-asserted-by":"publisher","unstructured":"Tosun S, Ozturk O, Ozen M (2009) An ilp formulation for application mapping onto network-on-chips. In: 2009 International Conference on Application of Information and Communication Technologies, pp 1\u20135. https:\/\/doi.org\/10.1109\/ICAICT.2009.5372524","DOI":"10.1109\/ICAICT.2009.5372524"},{"key":"6062_CR10","doi-asserted-by":"publisher","first-page":"27","DOI":"10.1587\/elex.6.27","volume":"6","author":"F Moein-darbari","year":"2009","unstructured":"Moein-darbari F, Khademzade A, Gharooni Fard G (2009) Cgmap: a new approach to network-on-chip mapping problem. Ieice Electron Express 6:27\u201334. https:\/\/doi.org\/10.1587\/elex.6.27","journal-title":"Ieice Electron Express"},{"key":"6062_CR11","doi-asserted-by":"publisher","unstructured":"Murali S, De\u00a0Micheli G (2004) Bandwidth-constrained mapping of cores onto noc architectures. In: Proceedings Design, Automation and Test in Europe Conference and Exhibition, vol 2, pp 896\u20139012. https:\/\/doi.org\/10.1109\/DATE.2004.1269002","DOI":"10.1109\/DATE.2004.1269002"},{"key":"6062_CR12","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1587\/elex.6.1","volume":"6","author":"M Janidarmian","year":"2009","unstructured":"Janidarmian M, Khadem-Zadeh A, Tavanpour M (2009) Onyx: a new heuristic bandwidth-constrained mapping of cores onto tile-based network on chip. Ieice Electron Express 6:1\u20137. https:\/\/doi.org\/10.1587\/elex.6.1","journal-title":"Ieice Electron Express"},{"key":"6062_CR13","doi-asserted-by":"publisher","unstructured":"Srinivasan K, Chatha KS (2005) A technique for low energy mapping and routing in network-on-chip architectures. In: Proceedings of the 2005 International Symposium on Low Power Electronics and Design. ISLPED \u201905, pp. 387\u2013392. Association for Computing Machinery, New York, NY, USA. https:\/\/doi.org\/10.1145\/1077603.1077695","DOI":"10.1145\/1077603.1077695"},{"issue":"3","key":"6062_CR14","doi-asserted-by":"publisher","first-page":"995","DOI":"10.1007\/s11227-014-1348-x","volume":"71","author":"S Tosun","year":"2015","unstructured":"Tosun S, Ozturk O, Ozkan E, Ozen M (2015) Application mapping algorithms for mesh-based network-on-chip architectures. J Supercomput 71(3):995\u20131017. https:\/\/doi.org\/10.1007\/s11227-014-1348-x","journal-title":"J Supercomput"},{"key":"6062_CR15","doi-asserted-by":"publisher","unstructured":"Lu Z, Xia L, Jantsch A (2008) Cluster-based simulated annealing for mapping cores onto 2d mesh networks on chip. In: 2008 11th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems, pp 1\u20136. https:\/\/doi.org\/10.1109\/DDECS.2008.4538763","DOI":"10.1109\/DDECS.2008.4538763"},{"key":"6062_CR16","doi-asserted-by":"publisher","unstructured":"Lei T, Kumar S (2003) A two-step genetic algorithm for mapping task graphs to a network on chip architecture. In: Proceedings of Euromicro Symposium on Digital System Design, pp 180\u2013187. https:\/\/doi.org\/10.1109\/DSD.2003.1231923","DOI":"10.1109\/DSD.2003.1231923"},{"key":"6062_CR17","doi-asserted-by":"publisher","unstructured":"Ascia G, Catania, V, Palesi M (2004) Multi-objective mapping for mesh-based noc architectures. In: International Conference on Hardware\/Software Codesign and System Synthesis, 2004. CODES + ISSS 2004, pp 182\u201317. https:\/\/doi.org\/10.1109\/CODESS.2004.241215","DOI":"10.1109\/CODESS.2004.241215"},{"key":"6062_CR18","doi-asserted-by":"publisher","unstructured":"Zhou W, Zhang Y, Mao Z (2006) Pareto based multi-objective mapping ip cores onto noc architectures. In: APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems, pp 331\u2013334. https:\/\/doi.org\/10.1109\/APCCAS.2006.342418","DOI":"10.1109\/APCCAS.2006.342418"},{"key":"6062_CR19","unstructured":"Benyamina A, Boulet P (2007) Multi-objective mapping for noc architecture. In: 1st International Conference on Digital Communications and Computer Applications vol 5"},{"key":"6062_CR20","doi-asserted-by":"publisher","unstructured":"Saeidi S, Khademzadeh A, Mehran A (2007) Smap: an intelligent mapping tool for network on chip. In: 2007 International Symposium on Signals, Circuits and Systems, vol 1, pp 1\u20134. https:\/\/doi.org\/10.1109\/ISSCS.2007.4292678","DOI":"10.1109\/ISSCS.2007.4292678"},{"key":"6062_CR21","doi-asserted-by":"publisher","unstructured":"Qingqi, Z., Yanling, Q., Yue, L., Nantian, W.: Multi-objective mapping for network-on-chip based on bio-inspired optimization algorithms. In: 2014 Prognostics and System Health Management Conference (PHM-2014 Hunan), pp. 387\u2013390 (2014). https:\/\/doi.org\/10.1109\/PHM.2014.6988200","DOI":"10.1109\/PHM.2014.6988200"},{"key":"6062_CR22","unstructured":"Fekr AR, Khademzadeh A, Janidarmian M, Bokharaei VS (2010) Bandwidth\/fault tolerance\/contention aware application-specific noc using pso as a mapping generator. In: Proceedings of the World Congress on Engineering, vol 1, pp 247\u2013252"},{"key":"6062_CR23","first-page":"152","volume":"7","author":"J Wang","year":"2011","unstructured":"Wang J, Li Y, Chai S, Peng Q (2011) Bandwidth-aware application mapping for noc-based mpsocs. J Comput Inf Syst 7:152\u2013159","journal-title":"J Comput Inf Syst"},{"key":"6062_CR24","doi-asserted-by":"publisher","unstructured":"Farias M, Barros E, Filho A, Araujo A, Silva A, Melo JE (2013) An ant colony metaheuristic for energy aware application mapping on nocs. In: Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems, pp 365\u2013368. https:\/\/doi.org\/10.1109\/ICECS.2013.6815430","DOI":"10.1109\/ICECS.2013.6815430"},{"key":"6062_CR25","doi-asserted-by":"publisher","unstructured":"Hu J, Marculescu R (2003) Exploiting the routing flexibility for energy\/performance aware mapping of regular noc architectures. In: 2003 Design, Automation and Test in Europe Conference and Exhibition, pp 688\u2013693. https:\/\/doi.org\/10.1109\/DATE.2003.1253687","DOI":"10.1109\/DATE.2003.1253687"},{"issue":"4","key":"6062_CR26","doi-asserted-by":"publisher","first-page":"551","DOI":"10.1109\/TCAD.2005.844106","volume":"24","author":"H Jingcao","year":"2005","unstructured":"Jingcao H, Marculescu R (2005) Energy- and performance-aware mapping for regular noc architectures. IEEE Trans Comput Aided Design Integr Circuits Syst 24(4):551\u2013562. https:\/\/doi.org\/10.1109\/TCAD.2005.844106","journal-title":"IEEE Trans Comput Aided Design Integr Circuits Syst"},{"key":"6062_CR27","doi-asserted-by":"publisher","unstructured":"Chen G, Li F, Kandemir M (2007) Compiler-directed application mapping for noc based chip multiprocessors. In: Proceedings of the 2007 ACM SIGPLAN\/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems. LCTES \u201907, pp 155\u2013157. Association for Computing Machinery, New York, NY, USA. https:\/\/doi.org\/10.1145\/1254766.1254796","DOI":"10.1145\/1254766.1254796"},{"key":"6062_CR28","doi-asserted-by":"publisher","unstructured":"Chou C-L, Marculescu R (2008) User-aware dynamic task allocation in networks-on-chip. In: 2008 Design, Automation and Test in Europe, pp 1232\u20131237. https:\/\/doi.org\/10.1109\/DATE.2008.4484847","DOI":"10.1109\/DATE.2008.4484847"},{"key":"6062_CR29","doi-asserted-by":"publisher","first-page":"1737","DOI":"10.1587\/elex.6.1737","volume":"6","author":"S Saeidi","year":"2009","unstructured":"Saeidi S, Khadem-Zadeh A, Vardi F (2009) Crinkle: a heuristic mapping algorithm for network on chip. Ieice Electron Express 6:1737\u20131744. https:\/\/doi.org\/10.1587\/elex.6.1737","journal-title":"Ieice Electron Express"},{"issue":"7","key":"6062_CR30","doi-asserted-by":"publisher","first-page":"293","DOI":"10.1016\/j.sysarc.2015.06.001","volume":"61","author":"T Maqsood","year":"2015","unstructured":"Maqsood T, Ali S, Malik SUR, Madani SA (2015) Dynamic task mapping for network-on-chip based systems. J Syst Archit 61(7):293\u2013306. https:\/\/doi.org\/10.1016\/j.sysarc.2015.06.001","journal-title":"J Syst Archit"},{"key":"6062_CR31","doi-asserted-by":"publisher","unstructured":"Raina A, Muthukumar V (2009) Traffic aware scheduling algorithm for network on chip. In: 2009 Sixth International Conference on Information Technology: New Generations, pp 877\u2013882. https:\/\/doi.org\/10.1109\/ITNG.2009.239","DOI":"10.1109\/ITNG.2009.239"},{"key":"6062_CR32","doi-asserted-by":"publisher","first-page":"28","DOI":"10.15446\/dyna.v81n185.34867","volume":"81","author":"F Bola\u00f1os","year":"2014","unstructured":"Bola\u00f1os F, Aedo J, Rivera F (2014) Static and dynamic task mapping onto network on chip multiprocessors. DYNA 81:28. https:\/\/doi.org\/10.15446\/dyna.v81n185.34867","journal-title":"DYNA"},{"key":"6062_CR33","doi-asserted-by":"publisher","unstructured":"Rezaei A, Daneshtalab M, Zhao D, Safaei F, Wang X, Ebrahimi M (201) Dynamic application mapping algorithm for wireless network-on-chip. In: 2015 23rd Euromicro International Conference on Parallel, Distributed, and Network-Based Processing, pp 421\u2013424. https:\/\/doi.org\/10.1109\/PDP.2015.14","DOI":"10.1109\/PDP.2015.14"},{"key":"6062_CR34","doi-asserted-by":"publisher","unstructured":"Rezaei A, Zhao D, Daneshtalab M, Zhou H (2017) Multi-objective task mapping approach for wireless noc in dark silicon age. In: 2017 25th Euromicro International Conference on Parallel, Distributed and Network-based Processing (PDP), pp 589\u2013592. https:\/\/doi.org\/10.1109\/PDP.2017.12","DOI":"10.1109\/PDP.2017.12"},{"key":"6062_CR35","doi-asserted-by":"publisher","first-page":"202","DOI":"10.15446\/dyna.v84n201.53886","volume":"84","author":"M Sacanamboy","year":"2017","unstructured":"Sacanamboy M, Bola\u00f1os F, Nore\u00f1a A, Nieto-Londo\u00f1o R (2017) Genetic algorithm for task mapping in embedded systems on a hierarchical architecture based on wireless network on chip winoc. DYNA 84:202. https:\/\/doi.org\/10.15446\/dyna.v84n201.53886","journal-title":"DYNA"},{"key":"6062_CR36","doi-asserted-by":"publisher","unstructured":"Chen Y, Hu J, Ling X (2013) Topology and mapping co-design for complex communication systems on wireless noc platforms. In: 2013 IEEE 8th Conference on Industrial Electronics and Applications (ICIEA), pp 1442\u20131447. https:\/\/doi.org\/10.1109\/ICIEA.2013.6566594","DOI":"10.1109\/ICIEA.2013.6566594"},{"issue":"3","key":"6062_CR37","doi-asserted-by":"publisher","first-page":"985","DOI":"10.13053\/CyS-22-3-256","volume":"22","author":"M Sacanamboy","year":"2018","unstructured":"Sacanamboy M, Bolanos F, Bernal A (2018) Adaptive algorithm based on Renyi\u2019s entropy for task mapping in a hierarchical wireless network-on-chip architecture. Computaci\u00f3n y Sistemas 22(3):985\u2013996. https:\/\/doi.org\/10.13053\/CyS-22-3-256","journal-title":"Computaci\u00f3n y Sistemas"},{"key":"6062_CR38","doi-asserted-by":"publisher","unstructured":"Garcia\u00a0Morales LG, Aedo\u00a0Cobo JE, Bagherzadeh N (2018) Simulation-based evaluation strategy for task mapping approaches in wnoc platforms. In: Merelli I, Lio P, Kotenko I (eds) 2018 26th Euromicro International Conference on Parallel, Distributed, and Network-Based Processing (PDP 2018), pp 622\u2013626 (2018). https:\/\/doi.org\/10.1109\/PDP2018.2018.0010","DOI":"10.1109\/PDP2018.2018.0010"},{"issue":"4","key":"6062_CR39","doi-asserted-by":"publisher","first-page":"1031","DOI":"10.1109\/TETC.2023.3315298","volume":"11","author":"A Dehghani","year":"2023","unstructured":"Dehghani A, Fadaei S, Ravaei B, RahimiZadeh K (2023) Deadline-aware and energy-efficient dynamic task mapping and scheduling for multicore systems based on wireless network-on-chip. IEEE Trans Emerg Top Comput 11(4):1031\u20131044. https:\/\/doi.org\/10.1109\/TETC.2023.3315298","journal-title":"IEEE Trans Emerg Top Comput"},{"issue":"1","key":"6062_CR40","doi-asserted-by":"publisher","first-page":"159","DOI":"10.1007\/s10586-022-03919-2","volume":"27","author":"M Sacanamboy","year":"2024","unstructured":"Sacanamboy M (2024) Heuristic algorithm for task mapping problem in a hierarchical wireless network-on-chip architecture. Cluster Comput 27(1):159\u2013175. https:\/\/doi.org\/10.1007\/s10586-022-03919-2","journal-title":"Cluster Comput"},{"key":"6062_CR41","doi-asserted-by":"crossref","unstructured":"Chen K-C, Ebrahimi M, Wang T-Y, Yang Y-C (2019) Noc-based dnn accelerator: a future design paradigm. In: Proceedings of the 13th IEEE\/ACM International Symposium on Networks-on-chip, pp 1\u20138 (2019)","DOI":"10.1145\/3313231.3352376"},{"issue":"6","key":"6062_CR42","doi-asserted-by":"publisher","first-page":"345","DOI":"10.1145\/367766.368168","volume":"5","author":"RW Floyd","year":"1962","unstructured":"Floyd RW (1962) Algorithm 97: shortest path. Commun ACM 5(6):345. https:\/\/doi.org\/10.1145\/367766.368168","journal-title":"Commun ACM"},{"key":"6062_CR43","doi-asserted-by":"publisher","first-page":"10","DOI":"10.1214\/ss\/1177011077","volume":"8","author":"D Bertsimas","year":"1993","unstructured":"Bertsimas D, Tsitsiklis J (1993) Simulated annealing. Stat Sci 8:10\u201315. https:\/\/doi.org\/10.1214\/ss\/1177011077","journal-title":"Stat Sci"},{"key":"6062_CR44","unstructured":"Matthew\u00a0Perry RJW (2019) Python module for simulated annealing. GitHub. https:\/\/github.com\/perrygeo\/simanneal"},{"issue":"4598","key":"6062_CR45","doi-asserted-by":"publisher","first-page":"671","DOI":"10.1126\/science.220.4598.671","volume":"220","author":"S Kirkpatrick","year":"1983","unstructured":"Kirkpatrick S, Gelatt CD, Vecchi MP (1983) Optimization by simulated annealing. Science 220(4598):671\u2013680. https:\/\/doi.org\/10.1126\/science.220.4598.671","journal-title":"Science"},{"key":"6062_CR46","unstructured":"Gurobi Optimizer (2022). https:\/\/www.gurobi.com\/"},{"key":"6062_CR47","doi-asserted-by":"publisher","DOI":"10.1145\/2287696.2287706","author":"K Chang","year":"2012","unstructured":"Chang K, Deb S, Ganguly A, Yu X, Sah SP, Pande PP, Belzer B, Heo D (2012) Performance evaluation and design trade-offs for wireless network-on-chip architectures. J Emerg Technol Comput Syst. https:\/\/doi.org\/10.1145\/2287696.2287706","journal-title":"J Emerg Technol Comput Syst"},{"issue":"1","key":"6062_CR48","doi-asserted-by":"publisher","first-page":"33","DOI":"10.1109\/TMSCS.2015.2478439","volume":"1","author":"N Mansoor","year":"2015","unstructured":"Mansoor N, Iruthayaraj PJS, Ganguly A (2015) Design methodology for a robust and energy-efficient millimeter-wave wireless network-on-chip. IEEE Trans Multi-Scale Comput Syst 1(1):33\u201345. https:\/\/doi.org\/10.1109\/TMSCS.2015.2478439","journal-title":"IEEE Trans Multi-Scale Comput Syst"},{"key":"6062_CR49","doi-asserted-by":"publisher","unstructured":"Mondal HK, Chatterjee N, Cataldo R, Diguet J-P (2020) Broadcast mechanism based on hybrid wireless\/wired noc for efficient barrier synchronization in parallel computing. In: 2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC), pp 265\u2013270. https:\/\/doi.org\/10.1109\/ASP-DAC47756.2020.9045503","DOI":"10.1109\/ASP-DAC47756.2020.9045503"},{"key":"6062_CR50","doi-asserted-by":"crossref","unstructured":"Mondal HK, Gade SH, Kishore R, Deb S (2016) Adaptive multi-voltage scaling in wireless noc for high performance low power applications. In: 2016 Design, Automation Test in Europe Conference Exhibition (DATE), pp 1315\u20131320","DOI":"10.3850\/9783981537079_0710"},{"key":"6062_CR51","doi-asserted-by":"publisher","first-page":"239","DOI":"10.1049\/iet-cdt:20070049","volume":"2","author":"K-C Chang","year":"2008","unstructured":"Chang K-C, Chen T-F (2008) Low-power algorithm for automatic topology generation for application-specific networks on chips. Comput Digit Tech IET 2:239\u2013249. https:\/\/doi.org\/10.1049\/iet-cdt:20070049","journal-title":"Comput Digit Tech IET"},{"issue":"4","key":"6062_CR52","doi-asserted-by":"publisher","first-page":"407","DOI":"10.1109\/TVLSI.2006.871762","volume":"14","author":"K Srinivasan","year":"2006","unstructured":"Srinivasan K, Chatha KS, Konjevod G (2006) Linear-programming-based techniques for synthesis of network-on-chip architectures. IEEE Trans Very Large Scale Integr Syst 14(4):407\u2013420. https:\/\/doi.org\/10.1109\/TVLSI.2006.871762","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"key":"6062_CR53","unstructured":"Peng H (2022) DAG generator. GitHub. https:\/\/github.com\/Livioni\/DAG_Generator"},{"key":"6062_CR54","unstructured":"Ghose K (2008) Python module for simulated annealing. Active State Code. https:\/\/code.activestate.com\/recipes\/576556-generating-random-numbers-with-arbitrary-distribut\/?in=user-4166965"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-024-06062-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11227-024-06062-4\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-024-06062-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,6,25]],"date-time":"2024-06-25T11:27:03Z","timestamp":1719314823000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11227-024-06062-4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,4,4]]},"references-count":54,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2024,7]]}},"alternative-id":["6062"],"URL":"https:\/\/doi.org\/10.1007\/s11227-024-06062-4","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,4,4]]},"assertion":[{"value":"9 March 2024","order":1,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"4 April 2024","order":2,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}