{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T07:40:07Z","timestamp":1740123607192,"version":"3.37.3"},"reference-count":74,"publisher":"Springer Science and Business Media LLC","issue":"13","license":[{"start":{"date-parts":[[2024,5,28]],"date-time":"2024-05-28T00:00:00Z","timestamp":1716854400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,5,28]],"date-time":"2024-05-28T00:00:00Z","timestamp":1716854400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"funder":[{"DOI":"10.13039\/501100000780","name":"European Union","doi-asserted-by":"crossref","award":["101086248","101086248"],"award-info":[{"award-number":["101086248","101086248"]}],"id":[{"id":"10.13039\/501100000780","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2024,9]]},"DOI":"10.1007\/s11227-024-06208-4","type":"journal-article","created":{"date-parts":[[2024,5,28]],"date-time":"2024-05-28T22:01:43Z","timestamp":1716933703000},"page":"19719-19770","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["ITER: an ITERative approach for inter-core timing analysis in statically scheduled cyclic executive systems on COTS multicore platforms for CRTES"],"prefix":"10.1007","volume":"80","author":[{"given":"Xavier","family":"Palomo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Carlos","family":"Molina","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2024,5,28]]},"reference":[{"key":"6208_CR1","unstructured":"HiPEAC Vision (2017). https:\/\/hal.inria.fr\/hal-01491758\/file\/HiPEAC_Vision_2017.pdf"},{"key":"6208_CR2","unstructured":"RTCA and EUROCAE: DO-178C\/ED-12C, Software Considerations in Airborne Systems and Equipment Certification (2011)"},{"key":"6208_CR3","unstructured":"International Organization for Standardization: ISO\/DIS 26262. Road Vehicles\u2014Functional Safety (2009)"},{"key":"6208_CR4","unstructured":"ARM: ARM Expects Vehicle Compute Performance to Increase 100x in Next Decade (2015). https:\/\/www.arm.com\/about\/newsroom\/arm-expects-vehicle-compute-performance-to-increase-100x-in-next-decade.php"},{"key":"6208_CR5","unstructured":"Intel: Next-Generation Transportation. Intel Press Release (2017). http:\/\/www.intel.com\/ content\/www\/us\/en\/automotive\/automotive-overview.html"},{"key":"6208_CR6","unstructured":"QUALCOMM Snapdragon 820 Automotive Processor. https:\/\/www.qualcomm.com\/products\/snapdragon\/processors\/820-automotive"},{"key":"6208_CR7","unstructured":"Intel\u00aeGO\u2122Automated Driving Solution Product Brief. https:\/\/www.intel.es\/content\/dam\/www\/public\/us\/en\/documents\/platform-briefs\/go-automated-accelerated-product-brief.pdf"},{"key":"6208_CR8","doi-asserted-by":"publisher","unstructured":"Nowotsch J, Paulitsch M, B\u00fchler D, Theiling H, Wegener S, Schmidt M (2014) Multi-core interference-sensitive WCET analysis leveraging runtime resource capacity enforcement. In: 26th Euromicro Conference on Real-Time Systems, pp 109\u2013118. https:\/\/doi.org\/10.1109\/ECRTS.2014.20","DOI":"10.1109\/ECRTS.2014.20"},{"key":"6208_CR9","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1347375.1347389","volume":"7","author":"R Wilhelm","year":"2008","unstructured":"Wilhelm R et al (2008) The worst-case execution-time problem overview of methods and survey of tools. ACM Trans Embedded Comput Syst 7:1\u201353","journal-title":"ACM Trans Embedded Comput Syst"},{"key":"6208_CR10","doi-asserted-by":"publisher","unstructured":"Pellizzoni R, Bui BD, Caccamo M, Sha L (2008) Coscheduling of CPU and I\/O transactions in COTS-based embedded systems. In: Real-Time Systems Symposium, pp 221\u2013231. https:\/\/doi.org\/10.1109\/RTSS.2008.42","DOI":"10.1109\/RTSS.2008.42"},{"key":"6208_CR11","doi-asserted-by":"publisher","unstructured":"Jalle J, Fernandez M, Abella J, Andersson J, Patte M, Fossati L, Zulianello M, Cazorla FJ (2016) Contention-aware performance monitoring counter support for real-time mpsocs. In: 11th IEEE Symposium on Industrial Embedded Systems (SIES), pp 1\u201310. https:\/\/doi.org\/10.1109\/SIES.2016.7509440","DOI":"10.1109\/SIES.2016.7509440"},{"key":"6208_CR12","unstructured":"Certification authorities software team: multi-core processors\u2014position paper. Technical report, CAST-32A (2016)"},{"key":"6208_CR13","doi-asserted-by":"crossref","unstructured":"Valsan PK, Yun H, Farshchi F (2016) Taming non-blocking caches to improve isolation in multicore real-time systems. In: IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), April, pp 1\u201312","DOI":"10.1109\/RTAS.2016.7461361"},{"issue":"4","key":"6208_CR14","doi-asserted-by":"publisher","first-page":"8","DOI":"10.1145\/1880018.1880019","volume":"28","author":"S Blagodurov","year":"2010","unstructured":"Blagodurov S, Zhuravlev S, Fedorova A (2010) Contention-aware scheduling on multicore systems. ACM Trans Comput Syst 28(4):8\u20131845. https:\/\/doi.org\/10.1145\/1880018.1880019","journal-title":"ACM Trans Comput Syst"},{"issue":"3","key":"6208_CR15","doi-asserted-by":"publisher","first-page":"35","DOI":"10.1145\/2544350.2544354","volume":"10","author":"M Behnam","year":"2013","unstructured":"Behnam M, Inam R, Nolte T, Sj\u00f6din M (2013) Multi-core composability in the face of memory-bus contention. ACM SIGBED Rev 10(3):35\u201342","journal-title":"ACM SIGBED Rev"},{"key":"6208_CR16","doi-asserted-by":"publisher","unstructured":"Dasari D, Nelis V (2012) An analysis of the impact of bus contention on the WCET in multicores. In: IEEE 14th International Conference on High Performance Computing and Communication & IEEE 9th International Conference on Embedded Software and Systems, pp 1450\u20131457. https:\/\/doi.org\/10.1109\/HPCC.2012.212","DOI":"10.1109\/HPCC.2012.212"},{"key":"6208_CR17","unstructured":"Fernandez G, Abella J, Qui\u00f1ones E, Rochange C, Vardanega T, Cazorla FJ (2014) Contention in multicore hardware shared resources: understanding of the state of the art. In: 14th International Workshop on Worst-Case Execution Time Analysis. OpenAccess Series in Informatics (OASIcs), vol 39, pp 31\u201342. Schloss Dagstuhl\u2013Leibniz-Zentrum fuer Informatik, ???"},{"key":"6208_CR18","doi-asserted-by":"crossref","unstructured":"Burns A, Wellings AJ (2013) A schedulability compatible multiprocessor resource sharing protocol\u2014MrsP. In: 25th Euromicro Conference on Real-Time Systems, pp 282\u2013291","DOI":"10.1109\/ECRTS.2013.37"},{"key":"6208_CR19","doi-asserted-by":"crossref","unstructured":"Chattopadhyay S, Kee CL, Roychoudhury A, Kelter T, Marwedel P, Falk H. A unified WCET analysis framework for multi-core platforms. In: 2012 IEEE 18th Real Time and Embedded Technology and Applications Symposium","DOI":"10.1109\/RTAS.2012.26"},{"key":"6208_CR20","doi-asserted-by":"crossref","unstructured":"Abella J, et al (2015) WCET analysis methods: pitfalls and challenges on their trustworthiness. In: SIES","DOI":"10.1109\/SIES.2015.7185039"},{"key":"6208_CR21","doi-asserted-by":"publisher","unstructured":"Pellizzoni R, Betti E, Bak S, Yao G, Criswell J, Caccamo M, Kegley R (2011) A predictable execution model for cots-based embedded systems. In: 17th IEEE Real-Time and Embedded Technology and Applications Symposium, pp 269\u2013279. https:\/\/doi.org\/10.1109\/RTAS.2011.33","DOI":"10.1109\/RTAS.2011.33"},{"key":"6208_CR22","doi-asserted-by":"crossref","unstructured":"Biondi A, Natale MD (2018) Achieving predictable multicore execution of automotive applications using the LET paradigm. In: 24th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS)","DOI":"10.1109\/RTAS.2018.00032"},{"issue":"3","key":"6208_CR23","doi-asserted-by":"publisher","first-page":"356","DOI":"10.1007\/s11241-016-9248-1","volume":"52","author":"H Kim","year":"2016","unstructured":"Kim H, De Niz D, Andersson B, Klein M, Mutlu O, Rajkumar R (2016) Bounding and reducing memory interference in cots-based multi-core systems. Real-Time Syst 52(3):356\u2013395. https:\/\/doi.org\/10.1007\/s11241-016-9248-1","journal-title":"Real-Time Syst"},{"key":"6208_CR24","doi-asserted-by":"publisher","unstructured":"Melani A, Mancuso R, Caccamo M, Buttazzo G, Freitag J, Uhrig S (2017) A scheduling framework for handling integrated modular avionic systems on multicore platforms. In: IEEE 23rd International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA), pp 1\u201310. https:\/\/doi.org\/10.1109\/RTCSA.2017.8046314","DOI":"10.1109\/RTCSA.2017.8046314"},{"key":"6208_CR25","doi-asserted-by":"publisher","unstructured":"Martinez S, Hardy D, Puaut I (2017) Quantifying WCET reduction of parallel applications by introducing slack time to limit resource contention. In: International Conference on Real-Time Networks and Systems (RTNS). https:\/\/doi.org\/10.1145\/3139258.3139263","DOI":"10.1145\/3139258.3139263"},{"key":"6208_CR26","doi-asserted-by":"publisher","unstructured":"Kim H, Niz D, Andersson B, Klein M, Mutlu O, Rajkumar R. Bounding memory interference delay in cots-based multi-core systems. In: 2014 IEEE 19th Real-Time and Embedded Technology and Applications Symposium (RTAS), pp 145\u2013154. https:\/\/doi.org\/10.1109\/RTAS.2014.6925998","DOI":"10.1109\/RTAS.2014.6925998"},{"key":"6208_CR27","doi-asserted-by":"publisher","unstructured":"Serrano-Cases A, Reina JM, Abella J, Mezzetti E, Cazorla FJ (2021) Leveraging hardware QoS to control contention in the Xilinx Zynq UltraScale+ MPSoC. In: Brandenburg BB (ed) 33rd Euromicro Conference on Real-Time Systems (ECRTS 2021). Leibniz International Proceedings in Informatics (LIPIcs), vol 196, pp 3\u20131326. Schloss Dagstuhl \u2013 Leibniz-Zentrum f\u00fcr Informatik, Dagstuhl, Germany. https:\/\/doi.org\/10.4230\/LIPIcs.ECRTS.2021.3. https:\/\/drops.dagstuhl.de\/entities\/document\/10.4230\/LIPIcs.ECRTS.2021.3","DOI":"10.4230\/LIPIcs.ECRTS.2021.3"},{"key":"6208_CR28","doi-asserted-by":"publisher","unstructured":"Altmeyer S, Davis RI, Indrusiak L, Maiza C, Nelis V, Reineke J (2015) A generic and compositional framework for multicore response time analysis. In: Proceedings of the 23rd International Conference on Real Time and Networks Systems. RTNS \u201915. Association for Computing Machinery, New York, NY, USA, pp 129\u2013138. https:\/\/doi.org\/10.1145\/2834848.2834862","DOI":"10.1145\/2834848.2834862"},{"key":"6208_CR29","doi-asserted-by":"crossref","unstructured":"Rihani H, Moy M, Maiza C, Davis RI, Altmeyer S (2016) Response time analysis of synchronous data flow programs on a many-core processor. In: 24th International Conference on Real-Time Networks and Systems. RTNS, pp 67\u201376","DOI":"10.1145\/2997465.2997472"},{"key":"6208_CR30","doi-asserted-by":"publisher","unstructured":"Dinechin M, Schuh M, Moy M, Maiza C (2020) Scaling up the memory interference analysis for hard real-time many-core systems. In: 2020 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp 330\u2013333. https:\/\/doi.org\/10.23919\/DATE48585.2020.9116460","DOI":"10.23919\/DATE48585.2020.9116460"},{"key":"6208_CR31","doi-asserted-by":"crossref","unstructured":"Schliecker S, Negrean M, Ernst R (2010) Bounding the shared resource load for the performance analysis of multiprocessor systems. In: Conference on Design, Automation and Test in Europe. DATE, pp 759\u2013764. http:\/\/dl.acm.org\/citation.cfm?id=1870926.1871108","DOI":"10.1109\/DATE.2010.5456951"},{"key":"6208_CR32","doi-asserted-by":"crossref","unstructured":"Schliecker S, Negrean M, Ernst R (2010) Bounding the shared resource load for the performance analysis of multiprocessor systems. In: Proceedings of the Conference on Design, Automation and Test in Europe. European Design and Automation Association, pp 759\u2013764","DOI":"10.1109\/DATE.2010.5456951"},{"key":"6208_CR33","doi-asserted-by":"publisher","unstructured":"Schranzhofer A, Pellizzoni R, Chen JJ, Thiele L, Caccamo M (2010) Worst-case response time analysis of resource access models in multi-core systems. In: Design Automation Conference, pp 332\u2013337. https:\/\/doi.org\/10.1145\/1837274.1837359","DOI":"10.1145\/1837274.1837359"},{"key":"6208_CR34","doi-asserted-by":"crossref","unstructured":"Dasari D, Andersson B, Nelis V, Petters SM, Easwaran A, Lee J (2010) Response time analysis of cots-based multicores considering the contention on the shared memory bus. In: 2011 IEEE 10th International Conference on Trust, Security and Privacy in Computing and Communications (TrustCom). IEEE, pp 1068\u20131075","DOI":"10.1109\/TrustCom.2011.146"},{"key":"6208_CR35","doi-asserted-by":"crossref","unstructured":"Grebant S, Ballabriga C, Forget J, Lipari G (2023) WCET analysis with procedure arguments as parameters. In: Proceedings of the 31st International Conference on Real-Time Networks and Systems, pp 11\u201322","DOI":"10.1145\/3575757.3593655"},{"key":"6208_CR36","unstructured":"Dharishini PPP, Murthy PR (2022) Static analyzer for computing WCET of multithreaded programs using Hoare\u2019s CSP. In: Proceedings of the 15th Innovations in Software Engineering Conference, pp 1\u201312"},{"key":"6208_CR37","first-page":"217","volume":"14","author":"PPP Dharishini","year":"2023","unstructured":"Dharishini PPP, Murthy PR (2023) Design and implementation of a simulator for precise WCET estimation of multithreaded program. Int J Electr Comput Eng Syst 14:217\u2013228","journal-title":"Int J Electr Comput Eng Syst"},{"key":"6208_CR38","doi-asserted-by":"publisher","unstructured":"Alhammad A, Wasly S, Pellizzoni R (2015) Memory efficient global scheduling of real-time tasks. In: 21st IEEE Real-Time and Embedded Technology and Applications Symposium, pp 285\u2013296. https:\/\/doi.org\/10.1109\/RTAS.2015.7108452","DOI":"10.1109\/RTAS.2015.7108452"},{"key":"6208_CR39","doi-asserted-by":"publisher","unstructured":"Becker M, Dasari D, Nicolic B, Akesson B, Nelis V, Nolte T (2016) Contention-free execution of automotive applications on a clustered many-core platform. In: 28th Euromicro Conference on Real-Time Systems (ECRTS), pp 14\u201324 . https:\/\/doi.org\/10.1109\/ECRTS.2016.14","DOI":"10.1109\/ECRTS.2016.14"},{"key":"6208_CR40","doi-asserted-by":"crossref","unstructured":"Rosen J, Andrei A, Eles P, Peng Z (2007) Bus access optimization for predictable implementation of real-time applications on multiprocessor systems-on-chip. In: RTSS","DOI":"10.1109\/RTSS.2007.24"},{"key":"6208_CR41","doi-asserted-by":"crossref","unstructured":"Andrade TNC, Lima G, Cadena\u00a0Lima VM, Bem-Amor S, Hawila I, Cucu-Grosjean L (2023) On the impact of hardware-related events on the execution of real-time programs. In: Design Automation for Embedded Systems, vol 27, pp 275\u2013302","DOI":"10.1007\/s10617-023-09281-9"},{"key":"6208_CR42","doi-asserted-by":"crossref","unstructured":"Amalou AN, Puaut I, Muller G (2021) WE-HML: hybrid WCET estimation using machine learning for architectures with caches. In: IEEE 27th International Conference on Embedded and Real-Time Computing Systems and Applications, pp 31\u201340","DOI":"10.1109\/RTCSA52859.2021.00011"},{"key":"6208_CR43","doi-asserted-by":"crossref","unstructured":"Kumar V (2022) Estimation of an early WCET using different machine learning approaches. In: International Conference on P2P, Parallel, Grid, Cloud and Internet Computing, pp 297\u2013307","DOI":"10.1007\/978-3-031-19945-5_30"},{"key":"6208_CR44","doi-asserted-by":"crossref","unstructured":"Vasconcelos J, Lima G, El\u00a0Khazen MW, Gogonel A, Cucu-Grosjean L (2023) On vulnerabilities in EVT-based timing analysis: an experimental investigation on a multi-core architecture. In: Design Automation for Embedded Systems","DOI":"10.21203\/rs.3.rs-3157836\/v1"},{"key":"6208_CR45","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3396234","volume":"19","author":"F Reghenzani","year":"2020","unstructured":"Reghenzani F, Santinelli L, Fornaciari W (2020) Dealing with uncertainty in pWCET estimations. ACM Trans Embedded Comput Syst 19:1\u201323","journal-title":"ACM Trans Embedded Comput Syst"},{"key":"6208_CR46","doi-asserted-by":"crossref","unstructured":"Inam R, Mahmud N, Behnam M, Nolte T, Sj\u00f6din M (2014) The multi-resource server for predictable execution on multi-core platforms. In: IEEE 20th Real-Time and Embedded Technology and Applications Symposium (RTAS), pp 1\u201312","DOI":"10.1109\/RTAS.2014.6925986"},{"issue":"5s","key":"6208_CR47","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3126496","volume":"16","author":"B Rouxel","year":"2017","unstructured":"Rouxel B, Derrien S, Puaut I (2017) Tightening contention delays while scheduling parallel applications on multi-core architectures. ACM Trans Embedded Comput Syst (TECS) 16(5s):1\u201320. https:\/\/doi.org\/10.1145\/3126496","journal-title":"ACM Trans Embedded Comput Syst (TECS)"},{"key":"6208_CR48","doi-asserted-by":"crossref","unstructured":"Kopetz H (1991) Event-triggered versus time-triggered real-time systems. In: Operating Systems of the 90s and Beyond. Springer, pp 86\u2013101","DOI":"10.1007\/BFb0024530"},{"key":"6208_CR49","doi-asserted-by":"crossref","unstructured":"Negrean M, Schliecker S, Ernst R (2009) Response-time analysis of arbitrarily activated tasks in multiprocessor systems with shared resources. In: Proceedings of the Conference on Design, Automation and Test in Europe. European Design and Automation Association, pp 524\u2013529","DOI":"10.1109\/DATE.2009.5090720"},{"issue":"4","key":"6208_CR50","doi-asserted-by":"publisher","first-page":"402","DOI":"10.1109\/TII.2009.2032068","volume":"5","author":"S Schliecker","year":"2009","unstructured":"Schliecker S, Negrean M, Ernst R (2009) Response time analysis on multicore ECUs with shared resources. IEEE Trans Ind Inform 5(4):402\u2013413","journal-title":"IEEE Trans Ind Inform"},{"key":"6208_CR51","doi-asserted-by":"crossref","unstructured":"Kopetz H (1998) The time-triggered model of computation. In: RTSS. IEEE, p 168","DOI":"10.1109\/REAL.1998.739743"},{"key":"6208_CR52","unstructured":"Yun H, Yao G, Pellizzoni R, Caccamo M, Sha L (2013) Memguard: memory bandwidth reservation system for efficient performance isolation in multi-core platforms. In: 19th IEEE Real-Time and Embedded Technology and Applications Symposium, RTAS, pp 55\u201364"},{"issue":"2","key":"6208_CR53","doi-asserted-by":"publisher","first-page":"133","DOI":"10.1007\/BF01088593","volume":"6","author":"KW Tindell","year":"1994","unstructured":"Tindell KW, Burns A, Wellings AJ (1994) An extendible approach for analyzing fixed priority hard real-time tasks. Real-Time Syst 6(2):133\u2013151","journal-title":"Real-Time Syst"},{"key":"6208_CR54","unstructured":"PikeOS Hypervisor. https:\/\/www.sysgo.com\/products\/pikeos-hypervisor\/"},{"key":"6208_CR55","doi-asserted-by":"crossref","unstructured":"Zhuravlev S, Blagodurov S, Fedorova A (2010) Addressing shared resource contention in multicore processors via scheduling. In: ACM Sigplan Notices, vol 45, pp 129\u2013142","DOI":"10.1145\/1735971.1736036"},{"key":"6208_CR56","doi-asserted-by":"crossref","unstructured":"Diaz E, Mezzetti E, Kosmidis L, Abella J, Cazorla FJ (2018) Modelling multicore contention on the AURIXTM TC27x. In: Design & Automation Conference (DAC)","DOI":"10.1109\/DAC.2018.8465780"},{"key":"6208_CR57","unstructured":"Jalle J, Fernandez M, Abella J, Andersson J, Patte M, Fossati L, Zulianello M, Cazorla FJ (2016) Bounding resource contention interference in the next-generation microprocessor (NGMP). In: 8th European Congress on Embedded Real Time Software and Systems (ERTS). https:\/\/hal.archives-ouvertes.fr\/hal-01259133"},{"key":"6208_CR58","doi-asserted-by":"crossref","unstructured":"Palomo X, Mezzetti E, Abella J, Bril RJ, Cazorla FJ (2019) Accurate ILP-based contention modeling on statically scheduled multicore systems. In: 2019 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). IEEE, pp 15\u201328","DOI":"10.1109\/RTAS.2019.00010"},{"key":"6208_CR59","doi-asserted-by":"publisher","unstructured":"Dasari D, Andersson B, Nelis V, Petters SM, Easwaran A, Lee J (2011) Response time analysis of COTS-based multicores considering the contention on the shared memory bus. In: IEEE 10th International Conference on Trust, Security and Privacy in Computing and Communications, pp 1068\u20131075. https:\/\/doi.org\/10.1109\/TrustCom.2011.146","DOI":"10.1109\/TrustCom.2011.146"},{"key":"6208_CR60","doi-asserted-by":"crossref","unstructured":"D\u00edaz E, Fern\u00e1ndez M, Kosmidis L, Mezzetti E, Hernandez C, Abella J, Cazorla FJ (2017) MC2: multicore and cache analysis via deterministic and probabilistic jitter bounding. In: Ada-Europe International Conference on Reliable Software Technologies, pp 102\u2013118","DOI":"10.1007\/978-3-319-60588-3_7"},{"key":"6208_CR61","volume-title":"Real-Time Systems: Design Principles for Distributed Embedded Applications","author":"H Kopetz","year":"1997","unstructured":"Kopetz H (1997) Real-Time Systems: Design Principles for Distributed Embedded Applications, 1st edn. Springer, New York","edition":"1"},{"key":"6208_CR62","unstructured":"Cyclic Executive Scheduling. https:\/\/pubweb.eng.utah.edu\/~cs5785\/slides-f10\/22-1up.pdf"},{"key":"6208_CR63","volume-title":"Specification 651: Design Guide for Integrated Modular Avionics","author":"ARINC","year":"1997","unstructured":"ARINC (1997) Specification 651: Design Guide for Integrated Modular Avionics. Aeronautical Radio Inc, Annapolis"},{"key":"6208_CR64","unstructured":"SYSGO PikeOS RTOS (2018). http:\/\/www.sysgo.com\/"},{"key":"6208_CR65","unstructured":"WIND RIVER VxWorks MILS Platform 3.0 (2018). https:\/\/www.windriver.com\/"},{"key":"6208_CR66","unstructured":"Parkinson PJ (2014) Multicore mils. In: 9th IET International Conference on System Safety and Cyber Security, pp 1\u20138"},{"key":"6208_CR67","unstructured":"Baldovin A, Mezzetti E, Vardanega T (2012) A time-composable operating system. In: 12th International Workshop on Worst-Case Execution Time Analysis, WCET, pp 69\u201380"},{"key":"6208_CR68","doi-asserted-by":"crossref","unstructured":"Fernandez G, Abella J, Qui\u00f1ones E, Vardanega T, Fossati L, Zulianello M, Cazorla FJ (2015) Introduction to partial time composability for COTS multicores. In: Proceedings of the 30th Annual ACM Symposium on Applied Computing, pp 1955\u20131956","DOI":"10.1145\/2695664.2695954"},{"key":"6208_CR69","unstructured":"LEON4 Datasheet. https:\/\/www.gaisler.com\/doc\/LEON4-N2X-DS.pdf"},{"key":"6208_CR70","unstructured":"LEON4 Summary. http:\/\/www.sjalander.com\/research\/pdf\/sjalander-dasia2009.pdf"},{"key":"6208_CR71","unstructured":"Locke D, Vogel DR, Lucas L, Goodenough J (1990) Generic avionics software specification. Technical report, Software Engineering Institute, Carnegie Mellon University"},{"issue":"1","key":"6208_CR72","doi-asserted-by":"publisher","first-page":"129","DOI":"10.1007\/s11241-005-0507-9","volume":"30","author":"E Bini","year":"2005","unstructured":"Bini E, Buttazzo GC (2005) Measuring the performance of schedulability tests. Real-Time Syst 30(1):129\u2013154","journal-title":"Real-Time Syst"},{"key":"6208_CR73","volume-title":"Characterization of the EEMBC Benchmark Suite","author":"J Poovey","year":"2007","unstructured":"Poovey J (2007) Characterization of the EEMBC Benchmark Suite. North Carolina State University, Raleigh"},{"key":"6208_CR74","unstructured":"Lee C, Potkonjak M, Mangione-Smith WH (1997) Mediabench: a tool for evaluating and synthesizing multimedia and communications systems. In: 30th Annual International Symposium on Microarchitecture, pp 330\u2013335"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-024-06208-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11227-024-06208-4\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-024-06208-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,25]],"date-time":"2024-07-25T10:24:38Z","timestamp":1721903078000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11227-024-06208-4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,5,28]]},"references-count":74,"journal-issue":{"issue":"13","published-print":{"date-parts":[[2024,9]]}},"alternative-id":["6208"],"URL":"https:\/\/doi.org\/10.1007\/s11227-024-06208-4","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"type":"print","value":"0920-8542"},{"type":"electronic","value":"1573-0484"}],"subject":[],"published":{"date-parts":[[2024,5,28]]},"assertion":[{"value":"8 May 2024","order":1,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"28 May 2024","order":2,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare no competing interests.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Competing interests"}},{"value":"Not applicable.","order":3,"name":"Ethics","group":{"name":"EthicsHeading","label":"Ethical approval"}}]}}