{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,23]],"date-time":"2026-01-23T13:05:35Z","timestamp":1769173535857,"version":"3.49.0"},"reference-count":32,"publisher":"Springer Science and Business Media LLC","issue":"15","license":[{"start":{"date-parts":[[2024,6,23]],"date-time":"2024-06-23T00:00:00Z","timestamp":1719100800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,6,23]],"date-time":"2024-06-23T00:00:00Z","timestamp":1719100800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"funder":[{"name":"This article is an output of a research project implemented as part of the Basic Research Program at the National Research University Higher School of Economics (HSE University)."}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2024,10]]},"DOI":"10.1007\/s11227-024-06306-3","type":"journal-article","created":{"date-parts":[[2024,6,23]],"date-time":"2024-06-23T11:01:36Z","timestamp":1719140496000},"page":"22462-22478","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Cycle-accurate multi-FPGA platform for accelerated emulation of large on-chip networks"],"prefix":"10.1007","volume":"80","author":[{"given":"Aleksandr Y.","family":"Romanov","sequence":"first","affiliation":[]},{"given":"Anatoly","family":"Lerner","sequence":"additional","affiliation":[]},{"given":"Aleksandr A.","family":"Amerikanov","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2024,6,23]]},"reference":[{"issue":"2","key":"6306_CR1","doi-asserted-by":"publisher","first-page":"34","DOI":"10.1109\/MM.2016.25","volume":"36","author":"A Sodani","year":"2016","unstructured":"Sodani A, Gramunt R, Corbal J, Kim H-S et al (2016) Knights landing: second-generation Intel Xeon phi product. IEEE Micro 36(2):34\u201346. https:\/\/doi.org\/10.1109\/MM.2016.25","journal-title":"IEEE Micro"},{"key":"6306_CR2","doi-asserted-by":"publisher","first-page":"1071","DOI":"10.1016\/j.procs.2017.05.276","volume":"108","author":"J Sep\u00falveda","year":"2017","unstructured":"Sep\u00falveda J, Marangozova-Martin V, Castrillon J (2017) Architecture, languages, compilation and hardware support for emerging manycore systems (alchemy): preface. Proced Comput Sci 108:1071\u20131072. https:\/\/doi.org\/10.1016\/j.procs.2017.05.276","journal-title":"Proced Comput Sci"},{"key":"6306_CR3","doi-asserted-by":"publisher","unstructured":"Abdallah L, Jan M, Ermont J, Fraboul C (2016) Reducing the Contention Experienced by Real-Time Core-to-I\/O Flows over a Tilera-Like Network on Chip. In: 28th Euromicro Conference on Real-Time Systems (ECRTS), pp 86\u201396. https:\/\/doi.org\/10.1109\/ECRTS.2016.9","DOI":"10.1109\/ECRTS.2016.9"},{"key":"6306_CR4","doi-asserted-by":"publisher","first-page":"63","DOI":"10.1007\/978-981-15-3852-0_5","volume-title":"Applied Soft Computing and Communication Networks: Proceedings of ACN 2019","author":"K Somasundaram","year":"2020","unstructured":"Somasundaram K (2020) Design of a virtual channel router architecture for low power on mesh-of-grid topology for network on Chip. Applied Soft Computing and Communication Networks: Proceedings of ACN 2019. Springer, Singapore, pp 63\u201379. https:\/\/doi.org\/10.1007\/978-981-15-3852-0_5"},{"key":"6306_CR5","doi-asserted-by":"publisher","unstructured":"Rocki K, Van Essendelft D, Sharapov I, Schreiber R et al (2020) Fast stencil-Code computation on a wafer-scale processor. In: SC20: International Conference for High Performance Computing, Networking, Storage and Analysis, pp 1\u201314. https:\/\/doi.org\/10.1109\/SC41405.2020.00062","DOI":"10.1109\/SC41405.2020.00062"},{"key":"6306_CR6","doi-asserted-by":"publisher","unstructured":"Ditzel D, Espasa R, Aymerich N, Baum A et al (2021) Accelerating ML Recommendation with over a thousand RISC-V\/tensor processors on Esperanto\u2019s ET-SoC-1 Chip. In: IEEE Hot Chips 33 Symposium (HCS), pp 1\u201323. https:\/\/doi.org\/10.1109\/HCS52781.2021.9566904","DOI":"10.1109\/HCS52781.2021.9566904"},{"key":"6306_CR7","doi-asserted-by":"publisher","unstructured":"Wolkotte PT, Holzenspies PKF, Smit GJM (2007) Fast, accurate and detailed NoC simulations. In: First International Symposium on Networks-on-Chip (NOCS'07), pp 323\u2013332. https:\/\/doi.org\/10.1109\/NOCS.2007.18","DOI":"10.1109\/NOCS.2007.18"},{"issue":"3","key":"6306_CR8","doi-asserted-by":"publisher","first-page":"2007","DOI":"10.32604\/iasc.2022.024770","volume":"34","author":"A Jain","year":"2022","unstructured":"Jain A, Kumar A, Shukla AP, Alshazly H et al (2022) Smart communication using 2d and 3d mesh network-on-chip. Intell Autom Soft Comput 34(3):2007\u20132021.\u00a0https:\/\/doi.org\/10.32604\/iasc.2022.024770","journal-title":"Intell Autom Soft Comput"},{"issue":"2","key":"6306_CR9","doi-asserted-by":"publisher","first-page":"18","DOI":"10.4018\/IJERTCS.2018070102","volume":"9","author":"A Romanov","year":"2018","unstructured":"Romanov A, Ivannikov A (2018) SystemC Language Usage as the Alternative to the HDL and High-level Modeling for NoC Simulation. Int. J. Embed Real Time Commun Syst 9(2):18\u201331. https:\/\/doi.org\/10.4018\/IJERTCS.2018070102","journal-title":"Int. J. Embed Real Time Commun Syst"},{"issue":"9\u201310","key":"6306_CR10","doi-asserted-by":"publisher","first-page":"689","DOI":"10.1007\/s12243-021-00901-8","volume":"77","author":"K Jallouli","year":"2022","unstructured":"Jallouli K, Mazouzi M, Diguet J-P, Monemi A, Hasnaoui S (2022) MIMO-OFDM LTE system based on a parallel IFFT\/FFT on NOC-based FPGA. Ann Telecommun 77(9\u201310):689\u2013702. https:\/\/doi.org\/10.1007\/s12243-021-00901-8","journal-title":"Ann Telecommun"},{"key":"6306_CR11","doi-asserted-by":"publisher","unstructured":"Kouadri-Mostefaoui A-M, Senouci B, Petrot F (2007) Scalable multi-FPGA platform for networks-on-chip emulation. In: IEEE International Conf on Application-specific Systems, Architectures and Processors (ASAP), pp 54\u201360. https:\/\/doi.org\/10.1109\/ASAP.2007.4429958","DOI":"10.1109\/ASAP.2007.4429958"},{"key":"6306_CR12","doi-asserted-by":"publisher","unstructured":"Dorai A, Sentieys O, Dubois H (2017) Evaluation of NoC on multi-FPGA interconnection using GTX transceiver. In: 24th IEEE International Conference on Electronics, Circuits and Systems (ICECS), pp 170\u2013173. https:\/\/doi.org\/10.1109\/ICECS.2017.8292007","DOI":"10.1109\/ICECS.2017.8292007"},{"key":"6306_CR13","doi-asserted-by":"publisher","first-page":"1241","DOI":"10.1080\/00207217.2010.512017","volume":"97","author":"L Yangfan","year":"2010","unstructured":"Yangfan L, Peng L, Yingtao J, Mei Y et al (2010) Building a multi-FPGA-based emulation framework to support networks-on-chip design and verification. Int J Electron 97:1241\u20131262. https:\/\/doi.org\/10.1080\/00207217.2010.512017","journal-title":"Int J Electron"},{"key":"6306_CR14","doi-asserted-by":"publisher","first-page":"2361","DOI":"10.1007\/s00607-020-00834-5","volume":"102","author":"F Umer","year":"2020","unstructured":"Umer F, Bander A (2020) Exploring and optimizing partitioning of large designs for multi-FPGA\u00a0based\u00a0prototyping\u00a0platforms. Computing 102:2361\u20132383. https:\/\/doi.org\/10.1007\/s00607-020-00834-5","journal-title":"Computing"},{"key":"6306_CR15","doi-asserted-by":"publisher","unstructured":"Tang Q, Mehrez H, Tuna M (2012) Design for prototyping of a parameterizable cluster-based multi-core system-on-chip on a multi-FPGA board. In: 23rd IEEE International Symposium on Rapid System Prototyping (RSP), pp 71\u201377. https:\/\/doi.org\/10.1109\/RSP.2012.6380693","DOI":"10.1109\/RSP.2012.6380693"},{"key":"6306_CR16","doi-asserted-by":"publisher","unstructured":"Dreschmann M, Heisswolf J, Geiger M, Becker J, HauBecker M (2015) A framework for multi-FPGA interconnection using multi gigabit transceivers. In: 28th Symposium on Integrated Circuits and Systems Design (SBCCI), pp 1\u20136. https:\/\/doi.org\/10.1145\/2800986.2800993","DOI":"10.1145\/2800986.2800993"},{"key":"6306_CR17","doi-asserted-by":"publisher","unstructured":"Kouadri-Mostefaoui, Abdellah-Medjadji, Senouci B, Petrot F (2008) Large scale on-chip networks: an accurate multi-FPGA emulation platform. In: 11th EUROMICRO Conference on Digital System Design Architectures, Methods and Tools, pp 3\u20139.https:\/\/doi.org\/10.1109\/DSD.2008.130","DOI":"10.1109\/DSD.2008.130"},{"key":"6306_CR18","doi-asserted-by":"publisher","first-page":"603","DOI":"10.3233\/978-1-61499-041-3-603","volume":"22","author":"T Junyan","year":"2012","unstructured":"Junyan T, Virginie F, Frederic R (2012) From mono-FPGA to multi FPGA emulation platform for NoC performance evaluations. Adv Parallel Comput 22:603\u2013610. https:\/\/doi.org\/10.3233\/978-1-61499-041-3-603","journal-title":"Adv Parallel Comput"},{"key":"6306_CR19","doi-asserted-by":"publisher","unstructured":"Farooq U, Chotin-Avot R, Azeem M, Ravoson M et al (2016) Inter-FPGA routing environment for performance exploration of multi-FPGA systems. In: International Symposium on Rapid System Prototyping (RSP), pp 1\u20137. https:\/\/doi.org\/10.1145\/2990299.2990317","DOI":"10.1145\/2990299.2990317"},{"key":"6306_CR20","doi-asserted-by":"publisher","unstructured":"Azeem MM, Chotin-Avot R, Farooq U, Ravoson M, Mehrez H (2016) Multiple FPGAs based prototyping and debugging with complete design flow. In: 2016 11th International Design & Test Symposium (IDT), pp 171\u2013176. https:\/\/doi.org\/10.1109\/IDT.2016.7843035","DOI":"10.1109\/IDT.2016.7843035"},{"key":"6306_CR21","doi-asserted-by":"publisher","unstructured":"Junyan T, Virginie F, Frederic R (2016) Rapid prototyping of Networks-on-Chip on multi-FPGA platforms. In: MATEC Web of Conferences, pp 12002. https:\/\/doi.org\/10.1051\/matecconf\/20165412002","DOI":"10.1051\/matecconf\/20165412002"},{"key":"6306_CR22","unstructured":"Tang Q (2015) Methodology of multi-FPGA prototyping platform generation. Dissertation, Pierre and Marie Curie Univ"},{"key":"6306_CR23","doi-asserted-by":"publisher","first-page":"48750","DOI":"10.1109\/ACCESS.2024.3382710","volume":"12","author":"EV Lezhnev","year":"2024","unstructured":"Lezhnev EV, Zunin VV, Amerikanov AA, Romanov AY (2024) Electronic computer-aided design for low-level modeling of networks-on-chip. IEEE Access 12:48750\u201348763. https:\/\/doi.org\/10.1109\/ACCESS.2024.3382710","journal-title":"IEEE Access"},{"key":"6306_CR24","doi-asserted-by":"publisher","first-page":"3569","DOI":"10.1109\/TCSII.2023.3258700","volume":"70","author":"Y Li","year":"2023","unstructured":"Li Y, Zhou P (2023) Fast and accurate noc latency estimation for application-specific traffics via machine learning. IEEE Trans Circuits Syst II Express Briefs 70:3569\u20133573. https:\/\/doi.org\/10.1109\/TCSII.2023.3258700","journal-title":"IEEE Trans Circuits Syst II Express Briefs"},{"key":"6306_CR25","doi-asserted-by":"publisher","unstructured":"Mandal SK, Krishnakumar A, Ayoub R, et al (2020) Performance analysis of priority-aware NoCs with deflection routing under traffic congestion. In: Proceedings of the 39th International Conference on Computer-Aided Design. ACM, New York, NY, USA, pp 1\u20139. https:\/\/doi.org\/10.1145\/3400302.3415654","DOI":"10.1145\/3400302.3415654"},{"key":"6306_CR26","doi-asserted-by":"publisher","first-page":"42","DOI":"10.1504\/IJSNET.2021.112888","volume":"35","author":"RVM Pereira","year":"2021","unstructured":"Pereira RVM, Seman LO, Berejuck MD et al (2021) MPI hardware framework for many-core based embedded systems. Int J Sens Networks 35:42. https:\/\/doi.org\/10.1504\/IJSNET.2021.112888","journal-title":"Int J Sens Networks"},{"key":"6306_CR27","doi-asserted-by":"publisher","first-page":"395","DOI":"10.1504\/IJES.2022.127149","volume":"15","author":"AS Kumar","year":"2022","unstructured":"Kumar AS, Rao TVKH (2022) Performance assessment of adaptive core mapping for NoC-based architectures. Int J Embed Syst 15:395. https:\/\/doi.org\/10.1504\/IJES.2022.127149","journal-title":"Int J Embed Syst"},{"key":"6306_CR28","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2020.103272","volume":"79","author":"AS Kumar","year":"2020","unstructured":"Kumar AS, Rao TVKH (2020) Scalable benchmark synthesis for performance evaluation of NoC core mapping. Microprocess Microsyst 79:103272. https:\/\/doi.org\/10.1016\/j.micpro.2020.103272","journal-title":"Microprocess Microsyst"},{"key":"6306_CR29","doi-asserted-by":"publisher","unstructured":"Montanana JM, De Andres D, Tirado F (2013) Fault tolerance on NoCs. In: 27th International Conference on Advanced Information Networking and Applications Workshops. pp 138\u2013143. https:\/\/doi.org\/10.1109\/WAINA.2013.221","DOI":"10.1109\/WAINA.2013.221"},{"key":"6306_CR30","doi-asserted-by":"publisher","first-page":"14","DOI":"10.1016\/j.sysarc.2016.04.011","volume":"66\u201367","author":"A Benmessaoud Gabis","year":"2016","unstructured":"Benmessaoud Gabis A, Koudil M (2016) NoC routing protocols \u2013 objective-based classification. J Syst Archit 66\u201367:14\u201332. https:\/\/doi.org\/10.1016\/j.sysarc.2016.04.011","journal-title":"J Syst Archit"},{"key":"6306_CR31","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1155\/2021\/8338903","volume":"2021","author":"M Trik","year":"2021","unstructured":"Trik M, Pour Mozaffari S, Bidgoli AM (2021) Providing an adaptive routing along with a hybrid selection strategy to increase efficiency in NoC-based neuromorphic systems. Comput Intell Neurosci 2021:1\u20138. https:\/\/doi.org\/10.1155\/2021\/8338903","journal-title":"Comput Intell Neurosci"},{"key":"6306_CR32","doi-asserted-by":"publisher","unstructured":"Abd El ghany MA, El-Moursy MA, Ismail M (2009) High throughput architecture for high performance NoC. In: 2009 IEEE International Symposium on Circuits and Systems. IEEE, pp\u00a02241\u20132244. https:\/\/doi.org\/10.1109\/ISCAS.2009.5118244","DOI":"10.1109\/ISCAS.2009.5118244"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-024-06306-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11227-024-06306-3\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-024-06306-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,12]],"date-time":"2024-08-12T09:19:54Z","timestamp":1723454394000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11227-024-06306-3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,23]]},"references-count":32,"journal-issue":{"issue":"15","published-print":{"date-parts":[[2024,10]]}},"alternative-id":["6306"],"URL":"https:\/\/doi.org\/10.1007\/s11227-024-06306-3","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,6,23]]},"assertion":[{"value":"13 June 2024","order":1,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"23 June 2024","order":2,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare no competing interests.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}},{"value":"Not applicable.","order":3,"name":"Ethics","group":{"name":"EthicsHeading","label":"Ethical approval"}}]}}