{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T21:17:39Z","timestamp":1775683059159,"version":"3.50.1"},"reference-count":44,"publisher":"Springer Science and Business Media LLC","issue":"16","license":[{"start":{"date-parts":[[2024,7,11]],"date-time":"2024-07-11T00:00:00Z","timestamp":1720656000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,7,11]],"date-time":"2024-07-11T00:00:00Z","timestamp":1720656000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2024,11]]},"DOI":"10.1007\/s11227-024-06340-1","type":"journal-article","created":{"date-parts":[[2024,7,11]],"date-time":"2024-07-11T19:01:40Z","timestamp":1720724500000},"page":"24483-24519","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":8,"title":["Machine learning-driven performance assessment of network-on-chip architectures"],"prefix":"10.1007","volume":"80","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8579-8039","authenticated-orcid":false,"given":"Ramapati","family":"Patra","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8057-6963","authenticated-orcid":false,"given":"Prasenjit","family":"Maji","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-3845-7969","authenticated-orcid":false,"given":"Dipti Sakshi","family":"Srivastava","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9403-4724","authenticated-orcid":false,"given":"Hemanta Kumar","family":"Mondal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2024,7,11]]},"reference":[{"issue":"10","key":"6340_CR1","doi-asserted-by":"publisher","first-page":"2798","DOI":"10.1109\/TCAD.2019.2935051","volume":"39","author":"C Xu","year":"2019","unstructured":"Xu C, Liu Y, Yang Y (2019) Srnoc: an ultra-fast configurable fpga-based noc simulator using switch-router architecture. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 39(10):2798\u20132811","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"12","key":"6340_CR2","doi-asserted-by":"publisher","first-page":"2001","DOI":"10.1109\/TCAD.2010.2061613","volume":"29","author":"UY Ogras","year":"2010","unstructured":"Ogras UY, Bogdan P, Marculescu R (2010) An analytical approach for network-on-chip performance analysis. IEEE Trans. Comput. Aided. Des. Integr. Circuits Syst. 29(12):2001\u20132013","journal-title":"IEEE Trans. Comput. Aided. Des. Integr. Circuits Syst."},{"issue":"3","key":"6340_CR3","first-page":"1","volume":"12","author":"HG Lee","year":"2008","unstructured":"Lee HG, Chang N, Ogras UY, Marculescu R (2008) On-chip communication architecture exploration: a quantitative evaluation of point-to-point, bus, and network-on-chip approaches. ACM Trans. Des. Autom. Electron. Syst. (TODAES) 12(3):1\u201320","journal-title":"ACM Trans. Des. Autom. Electron. Syst. (TODAES)"},{"key":"6340_CR4","doi-asserted-by":"crossref","unstructured":"Dally WJ, Towles B (2001) Route packets, not wires: on-chip inteconnection networks. In: Proceedings of the 38th Annual Design Automation Conference, pp. 684\u2013689","DOI":"10.1145\/378239.379048"},{"key":"6340_CR5","unstructured":"Hemani A, Jantsch A, Kumar S, Postula A, Oberg J, Millberg M, Lindqvist D (2000) Network on chip: An architecture for billion transistor era. In: Proceeding of the IEEE NorChip Conference, vol. 31, p. 0"},{"key":"6340_CR6","doi-asserted-by":"publisher","DOI":"10.1007\/b105353","volume-title":"Netw. Chip","author":"A Jantsch","year":"2003","unstructured":"Jantsch A, Tenhunen H et al (2003) Netw. Chip, vol 396. Kluwer, Boston"},{"issue":"1","key":"6340_CR7","doi-asserted-by":"publisher","first-page":"70","DOI":"10.1109\/2.976921","volume":"35","author":"L Benini","year":"2002","unstructured":"Benini L, De Micheli G (2002) Networks on chips: a new soc paradigm. Computer 35(1):70\u201378","journal-title":"Computer"},{"issue":"16","key":"6340_CR8","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/s11227-023-05335-8","volume":"79","author":"S Mazumdar","year":"2023","unstructured":"Mazumdar S, Scionti A, Zuckerman S, Portero A (2023) Noc-based hardware software co-design framework for dataflow thread management. J. Supercomput. 79(16):1\u201338","journal-title":"J. Supercomput."},{"key":"6340_CR9","doi-asserted-by":"publisher","first-page":"7573","DOI":"10.1007\/s11227-019-02971-x","volume":"75","author":"J Silva","year":"2019","unstructured":"Silva J, Kreutz M, Pereira M, Costa-Abreu MD (2019) An investigation of latency prediction for noc-based communication architectures using machine learning techniques. J. Supercomput. 75:7573\u20137591","journal-title":"J. Supercomput."},{"issue":"1","key":"6340_CR10","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2953878","volume":"27","author":"V Catania","year":"2016","unstructured":"Catania V, Mineo A, Monteleone S, Palesi M, Patti D (2016) Cycle-accurate network on chip simulation with noxim. ACM Trans. Model. Comput. Simul. (TOMACS) 27(1):1\u201325","journal-title":"ACM Trans. Model. Comput. Simul. (TOMACS)"},{"key":"6340_CR11","unstructured":"Access\u00a0Lab, O-CCG Access noxim. http:\/\/access.ee.ntu.edu.tw\/noxim\/index.html"},{"key":"6340_CR12","doi-asserted-by":"crossref","unstructured":"Jiang N, Becker DU, Michelogiannakis G, Balfour J, Towles B, Shaw DE, Kim J, Dally WJ (2013) A detailed and flexible cycle-accurate network-on-chip simulator. In: 2013 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), pp. 86\u201396. IEEE","DOI":"10.1109\/ISPASS.2013.6557149"},{"key":"6340_CR13","unstructured":"Jain L, Al-Hashimi B, Gaur M, Laxmi V, Narayanan A (2007) Nirgam: a simulator for noc interconnect routing and application modeling. In: Design, Automation and Test in Europe Conference, pp. 16\u201320. IEEE"},{"key":"6340_CR14","unstructured":"Prellezo J, Puente V, Gregorio J, Beivide R (1998) Sicosys: Un simulador de redes de interconexi\u00f3n para computadores paralelos. In: (in Spanish) Actas de las IX Jornadas de Paralelismo"},{"issue":"8","key":"6340_CR15","doi-asserted-by":"publisher","first-page":"1025","DOI":"10.1109\/TC.2005.134","volume":"54","author":"PP Pande","year":"2005","unstructured":"Pande PP, Grecu C, Jones M, Ivanov A, Saleh R (2005) Performance evaluation and design trade-offs for network-on-chip interconnect architectures. IEEE Trans. Comput. 54(8):1025\u20131040","journal-title":"IEEE Trans. Comput."},{"issue":"3","key":"6340_CR16","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2480741.2480755","volume":"45","author":"AE Kiasari","year":"2013","unstructured":"Kiasari AE, Jantsch A, Lu Z (2013) Mathematical formalisms for performance evaluation of networks-on-chip. ACM Comput. Surv. (CSUR) 45(3):1\u201341","journal-title":"ACM Comput. Surv. (CSUR)"},{"issue":"12","key":"6340_CR17","first-page":"3483","volume":"68","author":"B Bhowmik","year":"2021","unstructured":"Bhowmik B, Hazarika P, Kale P, Jain S (2021) Ai technology for noc performance evaluation. IEEE Trans. Circuits Syst. II Express Briefs 68(12):3483\u20133487","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"issue":"3","key":"6340_CR18","doi-asserted-by":"publisher","first-page":"471","DOI":"10.1109\/TCAD.2015.2474393","volume":"35","author":"Z-L Qian","year":"2015","unstructured":"Qian Z-L, Juan D-C, Bogdan P, Tsui C-Y, Marculescu D, Marculescu R (2015) A support vector regression (svr)-based latency model for network-on-chip (noc) architectures. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 35(3):471\u2013484","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"6340_CR19","doi-asserted-by":"crossref","unstructured":"Kumar A, Talawar B (2018) Machine learning based framework to predict performance evaluation of on-chip networks. In: 2018 Eleventh International Conference on Contemporary Computing (IC3), pp. 1\u20136. IEEE","DOI":"10.1109\/IC3.2018.8530505"},{"key":"6340_CR20","doi-asserted-by":"crossref","unstructured":"Das S, Doppa JR, Pande PP, Chakrabarty K (2016) Energy-efficient and reliable 3d network-on-chip (noc): Architectures and optimization algorithms. In: 2016 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), pp. 1\u20136. IEEE","DOI":"10.1145\/2966986.2980096"},{"key":"6340_CR21","doi-asserted-by":"crossref","unstructured":"Das S, Doppa JR, Kim DH, Pande PP, Chakrabarty K (2015) Optimizing 3d noc design for energy efficiency: A machine learning approach. In: 2015 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), pp. 705\u2013712. IEEE","DOI":"10.1109\/ICCAD.2015.7372639"},{"key":"6340_CR22","doi-asserted-by":"crossref","unstructured":"Kumar A, Talawar B (2019) A support vector regression-based approach to predict the performance of 2d & 3d on-chip communication architectures. In: 2019 International Conference on Smart Systems and Inventive Technology (ICSSIT), pp. 35\u201339. IEEE","DOI":"10.1109\/ICSSIT46314.2019.8987927"},{"key":"6340_CR23","doi-asserted-by":"publisher","first-page":"76","DOI":"10.1016\/j.micpro.2017.03.011","volume":"51","author":"A Asad","year":"2017","unstructured":"Asad A, Ozturk O, Fathy M, Jahed-Motlagh MR (2017) Optimization-based power and thermal management for dark silicon aware 3d chip multiprocessors using heterogeneous cache hierarchy. Microprocess Microsyst. 51:76\u201398","journal-title":"Microprocess Microsyst."},{"key":"6340_CR24","doi-asserted-by":"crossref","unstructured":"Garg S, Turakhia Y, Marculescu D (2017) Heterogeneous dark silicon chip multi-processors: Design and run-time management. The Dark Side of Silicon: Energy Efficient Computing in the Dark Silicon Era, 95\u2013122","DOI":"10.1007\/978-3-319-31596-6_4"},{"key":"6340_CR25","doi-asserted-by":"crossref","unstructured":"Qian Z, Juan D-C, Bogdan P, Tsui C-Y, Marculescu D, Marculescu R (2013) Svr-noc: A performance analysis tool for network-on-chips using learning-based support vector regression model. In: 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 354\u2013357. IEEE","DOI":"10.7873\/DATE.2013.083"},{"key":"6340_CR26","first-page":"723","volume-title":"Upm-noc: learning based framework to predict performance parameters of mesh architecture in on-chip networks","author":"A Kumar","year":"2020","unstructured":"Kumar A, Talawar B (2020) Upm-noc: learning based framework to predict performance parameters of mesh architecture in on-chip networks. Springer, Singapore, pp 723\u2013733"},{"key":"6340_CR27","doi-asserted-by":"crossref","unstructured":"Li Y, Zhou P (2023) Fast and accurate noc latency estimation for application-specific traffics via machine learning. Express Briefs, IEEE Transactions on Circuits and Systems II","DOI":"10.1109\/TCSII.2023.3258700"},{"key":"6340_CR28","doi-asserted-by":"crossref","unstructured":"Li F, Wang Y, Liu C, Li H, Li X (2022) Noception: a fast ppa prediction framework for network-on-chips using graph neural network. In: 2022 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 1035\u20131040. IEEE","DOI":"10.23919\/DATE54114.2022.9774525"},{"key":"6340_CR29","doi-asserted-by":"crossref","unstructured":"Tyagi S, Maheshwari P, Agarwal A, Avasthi V (2017) Exploring 3d network-on-chip architectures and challenges. In: 2017 International Conference on Computer and Applications (ICCA), pp. 97\u2013101. IEEE","DOI":"10.1109\/COMAPP.2017.8079768"},{"issue":"8","key":"6340_CR30","doi-asserted-by":"publisher","first-page":"989","DOI":"10.1016\/j.mejo.2014.05.003","volume":"45","author":"K Somasundaram","year":"2014","unstructured":"Somasundaram K, Plosila J, Viswanathan N (2014) Deadlock free routing algorithm for minimizing congestion in a Hamiltonian connected recursive 3d-nocs. Microelectron. J. 45(8):989\u20131000","journal-title":"Microelectron. J."},{"key":"6340_CR31","doi-asserted-by":"publisher","first-page":"1507","DOI":"10.1007\/s11227-013-0940-9","volume":"66","author":"A Ben Ahmed","year":"2013","unstructured":"Ben Ahmed A, Ben Abdallah A (2013) Architecture and design of high-throughput, low-latency, and fault-tolerant routing algorithm for 3d-network-on-chip (3d-noc). J. Supercomput. 66:1507\u20131532","journal-title":"J. Supercomput."},{"key":"6340_CR32","doi-asserted-by":"crossref","unstructured":"Kumar S, Jantsch A, Soininen J-P, Forsell M, Millberg M, Oberg J, Tiensyrja K, Hemani A (2002) A network on chip architecture and design methodology. In: Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002, pp. 117\u2013124. IEEE","DOI":"10.1109\/ISVLSI.2002.1016885"},{"key":"6340_CR33","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/s42979-021-00756-9","volume":"2","author":"A Ghosh","year":"2021","unstructured":"Ghosh A, Roy AP, Patra R, Mondal HK (2021) Designing efficient noc-based neural network architectures for identification of epileptic seizure. SN Comput. Sci. 2:1\u201312","journal-title":"SN Comput. Sci."},{"issue":"4","key":"6340_CR34","doi-asserted-by":"publisher","first-page":"531","DOI":"10.1002\/sam.11583","volume":"15","author":"VR Joseph","year":"2022","unstructured":"Joseph VR (2022) Optimal ratio for data splitting. Stat. Anal. Data Min. ASA Data Sci. J. 15(4):531\u2013538","journal-title":"Stat. Anal. Data Min. ASA Data Sci. J."},{"key":"6340_CR35","doi-asserted-by":"crossref","unstructured":"Berrar D, et al (2019) Cross-Validation","DOI":"10.1016\/B978-0-12-809633-8.20349-X"},{"key":"6340_CR36","unstructured":"Wang D, Xu J (2019) On sparse linear regression in the local differential privacy model. In: International Conference on Machine Learning, pp. 6628\u20136637. PMLR"},{"key":"6340_CR37","doi-asserted-by":"crossref","unstructured":"Ho TK (1995) Random decision forests. In: Proceedings of 3rd International Conference on Document Analysis and Recognition, vol. 1, pp. 278\u2013282. IEEE","DOI":"10.1109\/ICDAR.1995.598994"},{"issue":"8","key":"6340_CR38","doi-asserted-by":"publisher","first-page":"832","DOI":"10.1109\/34.709601","volume":"20","author":"TK Ho","year":"1998","unstructured":"Ho TK (1998) The random subspace method for constructing decision forests. IEEE Trans. Pattern Anal. Mach Intell. 20(8):832\u2013844","journal-title":"IEEE Trans. Pattern Anal. Mach Intell."},{"key":"6340_CR39","volume-title":"Hands-on Machine Learning with Scikit-Learn, Keras, and TensorFlow","author":"A G\u00e9ron","year":"2022","unstructured":"G\u00e9ron A (2022) Hands-on Machine Learning with Scikit-Learn, Keras, and TensorFlow. O\u2019Reilly Media Inc, CA"},{"key":"6340_CR40","volume-title":"The Nature of Statistical Learning Theory","author":"V Vapnik","year":"1999","unstructured":"Vapnik V (1999) The Nature of Statistical Learning Theory. Springer, USA"},{"key":"6340_CR41","doi-asserted-by":"publisher","first-page":"199","DOI":"10.1023\/B:STCO.0000035301.49549.88","volume":"14","author":"AJ Smola","year":"2004","unstructured":"Smola AJ, Sch\u00f6lkopf B (2004) A tutorial on support vector regression. Stat. Comput. 14:199\u2013222","journal-title":"Stat. Comput."},{"key":"6340_CR42","doi-asserted-by":"publisher","DOI":"10.1016\/j.anucene.2023.109961","volume":"192","author":"E Sahin","year":"2023","unstructured":"Sahin E, Lattimer BY, Duarte JP (2023) Assessing spill fire characteristics through machine learning analysis. Ann. Nucl. Energy 192:109961","journal-title":"Ann. Nucl. Energy"},{"issue":"10","key":"6340_CR43","doi-asserted-by":"publisher","first-page":"1485","DOI":"10.1109\/TC.2010.176","volume":"60","author":"A Ganguly","year":"2010","unstructured":"Ganguly A, Chang K, Deb S, Pande PP, Belzer B, Teuscher C (2010) Scalable hybrid wireless network-on-chip architectures for multicore systems. IEEE Trans. Comput. 60(10):1485\u20131502","journal-title":"IEEE Trans. Comput."},{"key":"6340_CR44","doi-asserted-by":"crossref","unstructured":"Jotwani R, Sundaram S, Kosonocky S, Schaefer A, Andrade V, Constant G, Novak A, Naffziger S (2010) An x86-64 core implemented in 32nm soi cmos. In: 2010 IEEE International Solid-State Circuits Conference-(ISSCC), pp. 106\u2013107. IEEE","DOI":"10.1109\/ISSCC.2010.5434076"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-024-06340-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11227-024-06340-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-024-06340-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,23]],"date-time":"2024-11-23T23:25:28Z","timestamp":1732404328000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11227-024-06340-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,7,11]]},"references-count":44,"journal-issue":{"issue":"16","published-print":{"date-parts":[[2024,11]]}},"alternative-id":["6340"],"URL":"https:\/\/doi.org\/10.1007\/s11227-024-06340-1","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,7,11]]},"assertion":[{"value":"1 July 2024","order":1,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"11 July 2024","order":2,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}