{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,7]],"date-time":"2026-07-07T05:01:07Z","timestamp":1783400467575,"version":"3.54.6"},"reference-count":50,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2024,11,4]],"date-time":"2024-11-04T00:00:00Z","timestamp":1730678400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,11,4]],"date-time":"2024-11-04T00:00:00Z","timestamp":1730678400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2025,1]]},"DOI":"10.1007\/s11227-024-06538-3","type":"journal-article","created":{"date-parts":[[2024,11,4]],"date-time":"2024-11-04T11:07:14Z","timestamp":1730718434000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Self-aware decentralized security for real time approximate computing tasks in FPGA-based edge platforms"],"prefix":"10.1007","volume":"81","author":[{"given":"Krishnendu","family":"Guha","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2024,11,4]]},"reference":[{"issue":"8","key":"6538_CR1","doi-asserted-by":"publisher","first-page":"6722","DOI":"10.1109\/JIOT.2020.3004500","volume":"7","author":"Y Liu","year":"2020","unstructured":"Liu Y, Peng M, Shou G, Chen Y, Chen S (2020) Toward edge intelligence: multiaccess edge computing for 5g and internet of things. IEEE Internet Thing J 7(8):6722\u20136747","journal-title":"IEEE Internet Thing J"},{"issue":"9","key":"6538_CR2","doi-asserted-by":"publisher","first-page":"1733","DOI":"10.1109\/TCAD.2017.2772896","volume":"37","author":"T Wei","year":"2017","unstructured":"Wei T, Zhou J, Cao K, Cong P, Chen M, Zhang G, Hu XS, Yan J (2017) Cost-constrained QoS optimization for approximate computation real-time tasks in heterogeneous MPSoCs. IEEE Trans Comput-Aided Des Integr Circuit Syst 37(9):1733\u20131746","journal-title":"IEEE Trans Comput-Aided Des Integr Circuit Syst"},{"issue":"3","key":"6538_CR3","doi-asserted-by":"publisher","first-page":"710","DOI":"10.1109\/TPDS.2021.3101153","volume":"33","author":"UI Minhas","year":"2021","unstructured":"Minhas UI, Woods R, Nikolopoulos DS, Karakonstantis G (2021) Efficient, dynamic multi-task execution on FPGA-based computing systems. IEEE Trans Parallel Distrib Syst 33(3):710\u2013722","journal-title":"IEEE Trans Parallel Distrib Syst"},{"issue":"3","key":"6538_CR4","doi-asserted-by":"publisher","first-page":"186","DOI":"10.1109\/TMSCS.2016.2584052","volume":"2","author":"S Mal-Sarkar","year":"2016","unstructured":"Mal-Sarkar S, Karam R, Narasimhan S, Ghosh A, Krishna A, Bhunia S (2016) Design and validation for FPGA trust under hardware trojan attacks. IEEE Trans Multi-Scale Comput Syst 2(3):186\u2013198","journal-title":"IEEE Trans Multi-Scale Comput Syst"},{"issue":"2","key":"6538_CR5","doi-asserted-by":"publisher","first-page":"45","DOI":"10.1109\/MDT.2013.2247460","volume":"30","author":"RS Chakraborty","year":"2013","unstructured":"Chakraborty RS, Saha I, Palchaudhuri A, Naik GK (2013) Hardware trojan insertion by direct modification of FPGA configuration bitstream. IEEE Des Test 30(2):45\u201354","journal-title":"IEEE Des Test"},{"issue":"8","key":"6538_CR6","doi-asserted-by":"publisher","first-page":"1229","DOI":"10.1109\/JPROC.2014.2334493","volume":"102","author":"S Bhunia","year":"2014","unstructured":"Bhunia S, Hsiao MS, Banga M, Narasimhan S (2014) Hardware trojan attacks: threat analysis and countermeasures. Proc IEEE 102(8):1229\u20131247","journal-title":"Proc IEEE"},{"key":"6538_CR7","doi-asserted-by":"crossref","unstructured":"Chakraborty RS, Wolff F, Paul S, Papachristou C, Bhunia S (2009) Mero: A statistical approach for hardware trojan detection. In: International Workshop on Cryptographic Hardware and Embedded Systems, pp. 396\u2013410 . Springer.","DOI":"10.1007\/978-3-642-04138-9_28"},{"issue":"11","key":"6538_CR8","doi-asserted-by":"publisher","first-page":"2183","DOI":"10.1109\/TC.2012.200","volume":"62","author":"S Narasimhan","year":"2012","unstructured":"Narasimhan S, Du D, Chakraborty RS, Paul S, Wolff FG, Papachristou CA, Roy K, Bhunia S (2012) Hardware trojan detection by multiple-parameter side-channel analysis. IEEE Trans Comput 62(11):2183\u20132195","journal-title":"IEEE Trans Comput"},{"issue":"8","key":"6538_CR9","doi-asserted-by":"publisher","first-page":"1126","DOI":"10.1109\/JPROC.2014.2320516","volume":"102","author":"C Herder","year":"2014","unstructured":"Herder C, Yu M-D, Koushanfar F, Devadas S (2014) Physical unclonable functions and applications: a tutorial. Proc IEEE 102(8):1126\u20131141","journal-title":"Proc IEEE"},{"issue":"5","key":"6538_CR10","doi-asserted-by":"publisher","first-page":"801","DOI":"10.1109\/TVLSI.2014.2322138","volume":"23","author":"D Saha","year":"2014","unstructured":"Saha D, Sur-Kolay S (2014) Watermarking in hard intellectual property for pre-fab and post-fab verification. IEEE Trans Very Large Scale Integr (VLSI) Syst 23(5):801\u2013809","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"issue":"10","key":"6538_CR11","doi-asserted-by":"publisher","first-page":"1493","DOI":"10.1109\/TCAD.2009.2028166","volume":"28","author":"RS Chakraborty","year":"2009","unstructured":"Chakraborty RS, Bhunia S (2009) Harpoon: an obfuscation-based soc design methodology for hardware protection. IEEE Trans Comput-Aided Des Integr Circuit Syst 28(10):1493\u20131502","journal-title":"IEEE Trans Comput-Aided Des Integr Circuit Syst"},{"key":"6538_CR12","doi-asserted-by":"crossref","unstructured":"Guha, K., Saha, D., Chakrabarti, A.: Self aware soc security to counteract delay inducing hardware trojans at runtime. In: 2017 30th International Conference on VLSI Design and 2017 16th International Conference on Embedded Systems (VLSID), pp. 417\u2013422 (2017). IEEE","DOI":"10.1109\/VLSID.2017.48"},{"key":"6538_CR13","unstructured":"Amazon E (2009) Amazon elastic compute cloud. Retrieved Feb 10"},{"key":"6538_CR14","doi-asserted-by":"crossref","unstructured":"Caulfield AM, Chung ES, Putnam A, Angepat H, Fowers J, Haselman M, Heil S, Humphrey M, Kaur P, Kim J-Y, et al.: A cloud-scale acceleration architecture. In: 2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), pp. 1\u201313 (2016). IEEE","DOI":"10.1109\/MICRO.2016.7783710"},{"issue":"4","key":"6538_CR15","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3056561","volume":"22","author":"S Saha","year":"2017","unstructured":"Saha S, Sarkar A, Chakrabarti A (2017) Spatio-temporal scheduling of preemptive real-time tasks on partially reconfigurable systems. ACM Trans Des Autom Electron Syst(TODAES) 22(4):1\u201326","journal-title":"ACM Trans Des Autom Electron Syst(TODAES)"},{"key":"6538_CR16","doi-asserted-by":"crossref","unstructured":"Guha K, Saha S, Chakrabarti A (2018) Shirt (self healing intelligent real time) scheduling for secure embedded task processing. In: 2018 31st International Conference on VLSI Design and 2018 17th International Conference on Embedded Systems (VLSID), pp. 463\u2013464 . IEEE Computer Society","DOI":"10.1109\/VLSID.2018.114"},{"key":"6538_CR17","doi-asserted-by":"publisher","first-page":"103083","DOI":"10.1016\/j.micpro.2020.103083","volume":"76","author":"L Koh\u00fatka","year":"2020","unstructured":"Koh\u00fatka L, Stopjakov\u00e1 V (2020) Novel efficient on-chip task scheduler for multi-core hard real-time systems. Microprocess Microsyst 76:103083","journal-title":"Microprocess Microsyst"},{"key":"6538_CR18","doi-asserted-by":"crossref","unstructured":"Koh\u00fatka L (2022) Scheduling periodic real-time tasks with inter-task synchronisation. In: 2022 11th Mediterranean Conference on Embedded Computing (MECO), pp. 1\u20134","DOI":"10.1109\/MECO55406.2022.9797213"},{"key":"6538_CR19","doi-asserted-by":"crossref","unstructured":"Koh\u00fatka L (2022) A new FPGA-based architecture of task scheduler with support of periodic real-time tasks. In: 2022 29th International Conference on Mixed Design of Integrated Circuits and System (MIXDES), pp. 77\u201382","DOI":"10.23919\/MIXDES55591.2022.9838055"},{"key":"6538_CR20","doi-asserted-by":"publisher","unstructured":"Koh\u00fatka L, Stopjakov\u00e1 V (2019) A new hardware-accelerated scheduler for soft real-time tasks. In: 2019 8th Mediterranean Conference on Embedded Computing (MECO), pp. 1\u20134 . https:\/\/doi.org\/10.1109\/MECO.2019.8760040","DOI":"10.1109\/MECO.2019.8760040"},{"key":"6538_CR21","doi-asserted-by":"crossref","unstructured":"Koh\u00fatka L, Stopjakov\u00e1 V (2020) ASIC architecture and implementation of red scheduler for mixed-criticality real-time systems. In: 2020 27th International Conference on Mixed Design of Integrated Circuits and System (MIXDES), pp. 83\u201388","DOI":"10.23919\/MIXDES49814.2020.9156070"},{"key":"6538_CR22","doi-asserted-by":"publisher","first-page":"102543","DOI":"10.1016\/j.sysarc.2022.102543","volume":"128","author":"A Palumbo","year":"2022","unstructured":"Palumbo A, Cassano L, Luzzi B, Hern\u00e1ndez JA, Reviriego P, Bianchi G, Ottavi M (2022) Is your FPGA bitstream hardware trojan-free? Machine learning can provide an answer. J Syst Architect 128:102543. https:\/\/doi.org\/10.1016\/j.sysarc.2022.102543","journal-title":"J Syst Architect"},{"key":"6538_CR23","doi-asserted-by":"publisher","unstructured":"Chithra C, Kokila J, Ramasubramanian N (2020) Detection of hardware trojans using machine learning in soc fpgas. In: 2020 IEEE International Conference on Electronics, Computing and Communication Technologies (CONECCT), pp. 1\u20137 . https:\/\/doi.org\/10.1109\/CONECCT50063.2020.9198475","DOI":"10.1109\/CONECCT50063.2020.9198475"},{"issue":"12","key":"6538_CR24","doi-asserted-by":"publisher","first-page":"2706","DOI":"10.1109\/TVLSI.2019.2925807","volume":"27","author":"R Elnaggar","year":"2019","unstructured":"Elnaggar R, Chakrabarty K, Tahoori MB (2019) Hardware trojan detection using changepoint-based anomaly detection techniques. IEEE Trans Very Large Scale Integr (VLSI) Syst 27(12):2706\u20132719. https:\/\/doi.org\/10.1109\/TVLSI.2019.2925807","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"6538_CR25","unstructured":"Jin C, Gohil V, Karri R, Rajendran J (2020) Security of cloud FPGA: A survey. arXiv preprint arXiv:2005.04867"},{"issue":"4","key":"6538_CR26","doi-asserted-by":"publisher","first-page":"461","DOI":"10.1109\/TETC.2014.2348182","volume":"2","author":"C Liu","year":"2014","unstructured":"Liu C, Rajendran J, Yang C, Karri R (2014) Shielding heterogeneous MPSoCs from untrustworthy 3pips through security-driven task scheduling. IEEE Trans Emerg Top Comput 2(4):461\u2013472","journal-title":"IEEE Trans Emerg Top Comput"},{"key":"6538_CR27","doi-asserted-by":"crossref","unstructured":"Sunkavilli S, Zhang Z, Yu Q (2021) New security threats on FPGAS: From FPGA design tools perspective. In: 2021 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), pp. 278\u2013283 . IEEE","DOI":"10.1109\/ISVLSI51109.2021.00058"},{"issue":"3","key":"6538_CR28","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3340557","volume":"12","author":"J Zhang","year":"2019","unstructured":"Zhang J, Qu G (2019) Recent attacks and defenses on FPGA-based systems. ACM Trans Reconfig Technol Syst (TRETS) 12(3):1\u201324","journal-title":"ACM Trans Reconfig Technol Syst (TRETS)"},{"key":"6538_CR29","doi-asserted-by":"crossref","unstructured":"Guha K, Saha D, Chakrabarti A (2020) Blockchain technology enabled pay per use licensing approach for hardware ips. In: 2020 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 1618\u20131621 . IEEE","DOI":"10.23919\/DATE48585.2020.9116526"},{"issue":"3","key":"6538_CR30","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3322483","volume":"12","author":"I Giechaskiel","year":"2019","unstructured":"Giechaskiel I, Eguro K, Rasmussen KB (2019) Leakier wires: exploiting FPGA long wires for covert-and side-channel attacks. ACM Trans Reconfig Technol Syst (TRETS) 12(3):1\u201329","journal-title":"ACM Trans Reconfig Technol Syst (TRETS)"},{"key":"6538_CR31","doi-asserted-by":"crossref","unstructured":"Chen C-Y, Choi J, Gopalakrishnan K, Srinivasan V, Venkataramani S (2018) Exploiting approximate computing for deep learning acceleration. In: 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 821\u2013826 . IEEE","DOI":"10.23919\/DATE.2018.8342119"},{"key":"6538_CR32","doi-asserted-by":"crossref","unstructured":"Tan C, Muthukaruppan TS, Mitra T, Ju L (2015) Approximation-aware scheduling on heterogeneous multi-core architectures. In: The 20th Asia and South Pacific Design Automation Conference, pp. 618\u2013623 . IEEE","DOI":"10.1109\/ASPDAC.2015.7059077"},{"issue":"12","key":"6538_CR33","doi-asserted-by":"publisher","first-page":"5246","DOI":"10.1109\/TCAD.2022.3161407","volume":"41","author":"S Saha","year":"2022","unstructured":"Saha S, Chakraborty S, Zhai X, Ehsan S, McDonald-Maier KD (2022) Accurate: accuracy maximization for real-time multicore systems with energy-efficient way-sharing caches. IEEE Trans Comput-Aided Des Integr Circuit Syst 41(12):5246\u20135260","journal-title":"IEEE Trans Comput-Aided Des Integr Circuit Syst"},{"key":"6538_CR34","doi-asserted-by":"crossref","unstructured":"Yu H, Veeravalli B, Ha Y (2008) Dynamic scheduling of imprecise-computation tasks in maximizing qos under energy constraints for embedded systems. In: 2008 Asia and South Pacific Design Automation Conference, pp. 452\u2013455 . IEEE","DOI":"10.1109\/ASPDAC.2008.4483993"},{"issue":"6","key":"6538_CR35","doi-asserted-by":"publisher","first-page":"1004","DOI":"10.1016\/j.jss.2009.12.025","volume":"83","author":"GL Stavrinides","year":"2010","unstructured":"Stavrinides GL, Karatza HD (2010) Scheduling multiple task graphs with end-to-end deadlines in distributed real-time systems utilizing imprecise computations. J Syst Softw 83(6):1004\u20131014","journal-title":"J Syst Softw"},{"issue":"10","key":"6538_CR36","doi-asserted-by":"publisher","first-page":"1799","DOI":"10.1109\/TCAD.2018.2873239","volume":"38","author":"K Cao","year":"2018","unstructured":"Cao K, Xu G, Zhou J, Wei T, Chen M, Hu S (2018) Qos-adaptive approximate real-time computation for mobility-aware IoT lifetime optimization. IEEE Trans Comput-Aided Des Integr Circuit Syst 38(10):1799\u20131810","journal-title":"IEEE Trans Comput-Aided Des Integr Circuit Syst"},{"issue":"1\u20132","key":"6538_CR37","doi-asserted-by":"publisher","first-page":"173","DOI":"10.1111\/itor.12328","volume":"24","author":"I M\u00e9ndez-D\u00edaz","year":"2017","unstructured":"M\u00e9ndez-D\u00edaz I, Orozco J, Santos R, Zabala P (2017) Energy-aware scheduling mandatory\/optional tasks in multicore real-time systems. Int Trans Op Res 24(1\u20132):173\u2013198","journal-title":"Int Trans Op Res"},{"key":"6538_CR38","doi-asserted-by":"crossref","unstructured":"Zhou J, Yan J, Wei T, Chen M, Hu XS (2017) Energy-adaptive scheduling of imprecise computation tasks for qos optimization in real-time MPSoC systems. In: Design, Automation Test in Europe Conference Exhibition (DATE), 2017, pp. 1402\u20131407","DOI":"10.23919\/DATE.2017.7927212"},{"key":"6538_CR39","doi-asserted-by":"crossref","unstructured":"Guha K, Saha D, Chakrabarti A(2018) Sarp: self aware runtime protection against integrity attacks of hardware trojans. In: International Symposium on VLSI Design and Test, pp. 198\u2013209 . Springer","DOI":"10.1007\/978-981-13-5950-7_17"},{"issue":"3","key":"6538_CR40","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3014166","volume":"13","author":"K Guha","year":"2017","unstructured":"Guha K, Saha D, Chakrabarti A (2017) Real-time soc security against passive threats using crypsis behavior of geckos. ACM J Emerg Technol Comput Syst (JETC) 13(3):1\u201326","journal-title":"ACM J Emerg Technol Comput Syst (JETC)"},{"issue":"2","key":"6538_CR41","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3301279","volume":"18","author":"K Guha","year":"2019","unstructured":"Guha K, Saha D, Chakrabarti A (2019) Stigmergy-based security for soc operations from runtime performance degradation of soc components. ACM Trans Embed Comput Syst (TECS) 18(2):1\u201326","journal-title":"ACM Trans Embed Comput Syst (TECS)"},{"key":"6538_CR42","doi-asserted-by":"publisher","first-page":"102865","DOI":"10.1016\/j.micpro.2019.102865","volume":"71","author":"K Guha","year":"2019","unstructured":"Guha K, Majumder A, Saha D, Chakrabarti A (2019) Criticality based reliability against hardware trojan attacks for processing of tasks on reconfigurable hardware. Microprocess Microsyst 71:102865","journal-title":"Microprocess Microsyst"},{"key":"6538_CR43","doi-asserted-by":"crossref","unstructured":"Guha K, Saha D, Chakrabarti A (2020) A multi-agent co-operative model to facilitate criticality based reliability for mixed critical task execution on fpga based cloud environment. In: 2020 33rd International Conference on VLSI Design and 2020 19th International Conference on Embedded Systems (VLSID), pp. 143\u2013148 . IEEE","DOI":"10.1109\/VLSID49098.2020.00042"},{"key":"6538_CR44","doi-asserted-by":"crossref","unstructured":"Yu S-Y, Yasaei R, Zhou Q, Nguyen T, Faruque MAA (2021) HW2VEC: A graph learning tool for automating hardware security.","DOI":"10.1109\/HOST49136.2021.9702281"},{"issue":"2","key":"6538_CR45","doi-asserted-by":"publisher","first-page":"60","DOI":"10.1109\/MDAT.2016.2630270","volume":"34","author":"A Yazdanbakhsh","year":"2016","unstructured":"Yazdanbakhsh A, Mahajan D, Esmaeilzadeh H, Lotfi-Kamran P (2016) Axbench: a multiplatform benchmark suite for approximate computing. IEEE Des Test 34(2):60\u201368","journal-title":"IEEE Des Test"},{"key":"6538_CR46","unstructured":"Xilinx: Vivado design suite tutorial: partial reconfiguration (UG947). Link: https:\/\/docs.amd.com\/r\/en-US\/ug947-vivado-partial-reconfiguration-tutorial (2024)"},{"key":"6538_CR47","doi-asserted-by":"publisher","first-page":"85","DOI":"10.1007\/s41635-017-0001-6","volume":"1","author":"B Shakya","year":"2017","unstructured":"Shakya B, He T, Salmani H, Forte D, Bhunia S, Tehranipoor M (2017) Benchmarking of hardware trojans and maliciously affected circuits. J Hardw Syst Sec 1:85\u2013102","journal-title":"J Hardw Syst Sec"},{"key":"6538_CR48","doi-asserted-by":"crossref","unstructured":"Salmani H, Tehranipoor M, Karri R (2013) On design vulnerability analysis and trust benchmarks development. In: 2013 IEEE 31st International Conference on Computer Design (ICCD), pp. 471\u2013474 . IEEE","DOI":"10.1109\/ICCD.2013.6657085"},{"key":"6538_CR49","doi-asserted-by":"publisher","DOI":"10.1145\/3409479","author":"D Saha","year":"2020","unstructured":"Saha D, Sur-Kolay S (2020) Minimization of WCRT with recovery assurance from hardware trojans for tasks on FPGA-based cloud. ACM Trans Embed Comput Syst. https:\/\/doi.org\/10.1145\/3409479","journal-title":"ACM Trans. Embed. Comput. Syst."},{"key":"6538_CR50","doi-asserted-by":"publisher","unstructured":"Guha K, Saha S, McDonald-Maier K (2022) Senas: Security driven energy aware scheduler for real time approximate computing tasks on multi-processor systems. In: 2022 IEEE 28th International Symposium on On-Line Testing and Robust System Design (IOLTS), pp. 1\u20135 . https:\/\/doi.org\/10.1109\/IOLTS56730.2022.9897811","DOI":"10.1109\/IOLTS56730.2022.9897811"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-024-06538-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11227-024-06538-3\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-024-06538-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,4]],"date-time":"2024-11-04T11:08:17Z","timestamp":1730718497000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11227-024-06538-3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,11,4]]},"references-count":50,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2025,1]]}},"alternative-id":["6538"],"URL":"https:\/\/doi.org\/10.1007\/s11227-024-06538-3","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,11,4]]},"assertion":[{"value":"14 September 2024","order":1,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"4 November 2024","order":2,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare no competing interests.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}],"article-number":"121"}}