{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,30]],"date-time":"2026-03-30T17:03:05Z","timestamp":1774890185547,"version":"3.50.1"},"reference-count":64,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2025,3,29]],"date-time":"2025-03-29T00:00:00Z","timestamp":1743206400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2025,3,29]],"date-time":"2025-03-29T00:00:00Z","timestamp":1743206400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"DOI":"10.1007\/s11227-025-07176-z","type":"journal-article","created":{"date-parts":[[2025,4,8]],"date-time":"2025-04-08T02:43:10Z","timestamp":1744080190000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":5,"title":["Synergizing spintronics and quaternary logic: a hardware accelerator for neural networks with optimized quantization algorithm"],"prefix":"10.1007","volume":"81","author":[{"given":"Motahareh","family":"BahmanAbadi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Abdolah","family":"Amirany","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohammad Hossein","family":"Moaiyeri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kian","family":"Jafari","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2025,3,29]]},"reference":[{"key":"7176_CR1","doi-asserted-by":"publisher","first-page":"49","DOI":"10.1016\/j.neunet.2018.01.010","volume":"100","author":"L Deng","year":"2018","unstructured":"Deng L, Jiao P, Pei J, Wu Z, Li G (2018) GXNOR-net: training deep neural networks with ternary weights and activations without full-precision memory under a unified discretization framework. Neural Netw 100:49\u201358. https:\/\/doi.org\/10.1016\/j.neunet.2018.01.010","journal-title":"Neural Netw"},{"issue":"1","key":"7176_CR2","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3359622","volume":"16","author":"A Mondal","year":"2020","unstructured":"Mondal A, Srivastava A (2020) Energy-efficient design of MTJ-based neural networks with stochastic computing. ACM J Emerg Technol Comput Syst 16(1):1\u201327. https:\/\/doi.org\/10.1145\/3359622","journal-title":"ACM J Emerg Technol Comput Syst"},{"issue":"3","key":"7176_CR3","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3440014","volume":"26","author":"U Roy","year":"2021","unstructured":"Roy U, Pramanik T, Roy S, Chatterjee A, Register LF, Banerjee SK (2021) Machine learning for statistical modeling. ACM Trans Design Autom Electron Syst 26(3):1\u201317. https:\/\/doi.org\/10.1145\/3440014","journal-title":"ACM Trans Design Autom Electron Syst"},{"key":"7176_CR4","doi-asserted-by":"crossref","unstructured":"Rastegari M, Ordonez V, Redmon J, and Farhadi A, \"XNOR-Net: imagenet classification using binary convolutional neural networks,\" In: European Conference on computer vision, Cham, 2016: Springer International Publishing, in Computer Vision \u2013 ECCV 2016, pp. 525\u2013542.","DOI":"10.1007\/978-3-319-46493-0_32"},{"key":"7176_CR5","doi-asserted-by":"publisher","first-page":"4086","DOI":"10.1109\/TNNLS.2020.3016901","volume":"32","author":"A Ananthakrishnan","year":"2021","unstructured":"Ananthakrishnan A, Allen MG (2021) All-passive hardware implementation of multilayer perceptron classifiers. IEEE Trans Neural Netw Learn Syst 32:4086\u20134095. https:\/\/doi.org\/10.1109\/TNNLS.2020.3016901","journal-title":"IEEE Trans Neural Netw Learn Syst"},{"issue":"4","key":"7176_CR6","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3314326","volume":"15","author":"M Schmuck","year":"2019","unstructured":"Schmuck M, Benini L, Rahimi A (2019) Hardware optimizations of dense binary hyperdimensional computing: rematerialization of hypervectors, binarized bundling, and combinational associative memory. ACM J Emerg Technol Comput Syst 15(4):1\u201325. https:\/\/doi.org\/10.1145\/3314326","journal-title":"ACM J Emerg Technol Comput Syst"},{"issue":"2","key":"7176_CR7","doi-asserted-by":"publisher","first-page":"928","DOI":"10.1109\/tetc.2019.2915589","volume":"9","author":"A Samiee","year":"2019","unstructured":"Samiee A, Borulkar P, DeMara RF, Zhao P, Bai Y (2019) Low-energy acceleration of binarized convolutional neural networks using a spin hall effect based logic-in-memory architecture. IEEE Trans Emerg Topics Comput 9(2):928\u2013940. https:\/\/doi.org\/10.1109\/tetc.2019.2915589","journal-title":"IEEE Trans Emerg Topics Comput"},{"key":"7176_CR8","doi-asserted-by":"publisher","first-page":"102755","DOI":"10.1016\/j.sysarc.2022.102755","volume":"133","author":"SA Ghasemi","year":"2022","unstructured":"Ghasemi SA, Jahannia B, Farbeh H (2022) GraphA: an efficient ReRAM-based architecture to accelerate large scale graph processing. J Syst Archit 133:102755. https:\/\/doi.org\/10.1016\/j.sysarc.2022.102755","journal-title":"J Syst Archit"},{"issue":"4","key":"7176_CR9","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3325067","volume":"24","author":"C Wang","year":"2019","unstructured":"Wang C et al (2019) Cross-point resistive memory. ACM Trans Des Autom Electr Syst 24(4):1\u201337. https:\/\/doi.org\/10.1145\/3325067","journal-title":"ACM Trans Des Autom Electr Syst"},{"issue":"1","key":"7176_CR10","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3549535","volume":"28","author":"K Huang","year":"2023","unstructured":"Huang K et al (2023) Structured dynamic precision for deep neural networks quantization. ACM Trans Des Autom Electr Syst 28(1):1\u201324. https:\/\/doi.org\/10.1145\/3549535","journal-title":"ACM Trans Des Autom Electr Syst"},{"key":"7176_CR11","first-page":"4091","volume":"33","author":"Z Yang","year":"2020","unstructured":"Yang Z et al (2020) Searching for low-bit weights in quantized neural networks. Adv Neural Inf Process Syst 33:4091\u20134102","journal-title":"Adv Neural Inf Process Syst"},{"key":"7176_CR12","doi-asserted-by":"publisher","first-page":"13","DOI":"10.1016\/j.mejo.2018.10.005","volume":"82","author":"M Natsui","year":"2018","unstructured":"Natsui M, Chiba T, Hanyu T (2018) Design of MTJ-Based nonvolatile logic gates for quantized neural networks. Microelectron J 82:13\u201321. https:\/\/doi.org\/10.1016\/j.mejo.2018.10.005","journal-title":"Microelectron J"},{"issue":"11","key":"7176_CR13","doi-asserted-by":"publisher","first-page":"2053","DOI":"10.1109\/tcad.2008.2006076","volume":"27","author":"MH Ben Jamaa","year":"2008","unstructured":"Ben Jamaa MH et al (2008) Variability-aware design of multilevel logic decoders for nanoscale crossbar memories. IEEE Trans Comput-Aided Des Integr Circuits Syst 27(11):2053\u20132067. https:\/\/doi.org\/10.1109\/tcad.2008.2006076","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"key":"7176_CR14","doi-asserted-by":"publisher","first-page":"114881","DOI":"10.1016\/j.microrel.2022.114881","volume":"140","author":"V Bakhtiary","year":"2023","unstructured":"Bakhtiary V, Amirany A, Moaiyeri MH, Jafari K (2023) An SEU-hardened ternary SRAM design based on efficient ternary C-elements using CNTFET technology. Microelectron Reliab 140:114881. https:\/\/doi.org\/10.1016\/j.microrel.2022.114881","journal-title":"Microelectron Reliab"},{"key":"7176_CR15","doi-asserted-by":"crossref","unstructured":"Raghavan BS and Bhaaskaran VSK, \"Design of novel multiple valued logic (MVL) circuits,\" Presented at the 2017 international Conference on nextgen electronic technologies: silicon to software (ICNETS2), 2017.","DOI":"10.1109\/ICNETS2.2017.8067963"},{"issue":"12","key":"7176_CR16","doi-asserted-by":"crossref","first-page":"4854","DOI":"10.1109\/TCAD.2020.2966676","volume":"39","author":"V Levashenko","year":"2020","unstructured":"Levashenko V, Lukyanchuk I, Zaitseva E, Kvassay M, Rabcan J, Rusnak P (2020) Development of programmable logic array for multiple-valued logic functions. IEEE Trans Comput Aided Des Integr Circuits Syst 39(12):4854\u20134866","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"7176_CR17","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/lmag.2020.3036834","volume":"11","author":"A Amirany","year":"2020","unstructured":"Amirany A, Jafari K, Moaiyeri MH (2020) BVA-NQSL: a bio-inspired variation aware nonvolatile quaternary spintronic latch. IEEE Magn Lett 11:1\u20135. https:\/\/doi.org\/10.1109\/lmag.2020.3036834","journal-title":"IEEE Magn Lett"},{"issue":"7","key":"7176_CR18","doi-asserted-by":"publisher","first-page":"1414","DOI":"10.1109\/tcad.2019.2917852","volume":"39","author":"Y Cai","year":"2020","unstructured":"Cai Y, Tang T, Xia L, Li B, Wang Y, Yang H (2020) Low bit-width convolutional neural network on RRAM. IEEE Trans Comput Aided Des Integr Circuits Syst 39(7):1414\u20131427. https:\/\/doi.org\/10.1109\/tcad.2019.2917852","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"issue":"1","key":"7176_CR19","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2534393","volume":"19","author":"J Li","year":"2013","unstructured":"Li J et al (2013) Low-energy volatile STT-RAM cache design using cache-coherence-enabled adaptive refresh. ACM Trans Des Autom Electron Syst 19(1):1\u201323. https:\/\/doi.org\/10.1145\/2534393","journal-title":"ACM Trans Des Autom Electron Syst"},{"issue":"4","key":"7176_CR20","doi-asserted-by":"publisher","first-page":"1975","DOI":"10.1109\/ted.2021.3059817","volume":"68","author":"N Yang","year":"2021","unstructured":"Yang N, Wang X, Lin X, Zhao W (2021) Exploiting carbon nanotube FET and magnetic tunneling junction for near-memory-computing paradigm. IEEE Trans Electron Devices 68(4):1975\u20131979. https:\/\/doi.org\/10.1109\/ted.2021.3059817","journal-title":"IEEE Trans Electron Devices"},{"issue":"9","key":"7176_CR21","doi-asserted-by":"publisher","first-page":"3061","DOI":"10.1109\/ted.2015.2457453","volume":"62","author":"CS Lee","year":"2015","unstructured":"Lee CS, Pop E, Franklin AD, Haensch W, Wong HSP (2015) A compact virtual-source model for carbon nanotube FETs in the Sub-10-nm Regime\u2014Part I: intrinsic elements. IEEE Trans Electron Devices 62(9):3061\u20133069. https:\/\/doi.org\/10.1109\/ted.2015.2457453","journal-title":"IEEE Trans Electron Devices"},{"issue":"9","key":"7176_CR22","doi-asserted-by":"publisher","first-page":"3070","DOI":"10.1109\/ted.2015.2457424","volume":"62","author":"C-S Lee","year":"2015","unstructured":"Lee C-S, Pop E, Franklin AD, Haensch W, Wong H-SP (2015) A compact virtual-source model for carbon nanotube FETs in the Sub-10-nm Regime\u2014Part II: extrinsic elements, performance assessment, and design optimization. IEEE Trans Electron Devices 62(9):3070\u20133078. https:\/\/doi.org\/10.1109\/ted.2015.2457424","journal-title":"IEEE Trans Electron Devices"},{"issue":"8","key":"7176_CR23","doi-asserted-by":"publisher","first-page":"492","DOI":"10.1038\/s41928-020-0419-7","volume":"3","author":"MD Bishop","year":"2020","unstructured":"Bishop MD, Hills G, Srimani T, Lau C, Murphy D, Fuller S, Humes J, Ratkovich A, Nelson M, Shulaker MM (2020) Fabrication of carbon nanotube field-effect transistors in commercial silicon manufacturing facilities. Nature Electron 3(8):492\u2013501. https:\/\/doi.org\/10.1038\/s41928-020-0419-7","journal-title":"Nature Electron"},{"key":"7176_CR24","doi-asserted-by":"publisher","first-page":"845","DOI":"10.1109\/tnano.2019.2902739","volume":"18","author":"R Ho","year":"2019","unstructured":"Ho R, Lau C, Hills G, Shulaker MM (2019) Carbon nanotube CMOS analog circuitry. IEEE Trans Nanotechnol 18:845\u2013848. https:\/\/doi.org\/10.1109\/tnano.2019.2902739","journal-title":"IEEE Trans Nanotechnol"},{"issue":"7771","key":"7176_CR25","doi-asserted-by":"publisher","first-page":"595","DOI":"10.1038\/s41586-019-1493-8","volume":"572","author":"G Hills","year":"2019","unstructured":"Hills G et al (2019) Modern microprocessor built from complementary carbon nanotube transistors. Nature 572(7771):595\u2013602. https:\/\/doi.org\/10.1038\/s41586-019-1493-8","journal-title":"Nature"},{"issue":"5","key":"7176_CR26","doi-asserted-by":"publisher","first-page":"1829","DOI":"10.1109\/TUFFC.2022.3158822","volume":"69","author":"MKQ Jooq","year":"2022","unstructured":"Jooq MKQ, Moaiyeri MH, Al-Shidaifat A, Song H (2022) Ultra-efficient and robust auto-nonvolatile schmitt trigger-based latch design using ferroelectric CNTFET Technology. IEEE Trans Ultrason Ferroelectr Freq Control 69(5):1829\u20131840. https:\/\/doi.org\/10.1109\/TUFFC.2022.3158822","journal-title":"IEEE Trans Ultrason Ferroelectr Freq Control"},{"issue":"7661","key":"7176_CR27","doi-asserted-by":"publisher","first-page":"74","DOI":"10.1038\/nature22994","volume":"547","author":"MM Shulaker","year":"2017","unstructured":"Shulaker MM et al (2017) Three-dimensional integration of nanotechnologies for computing and data storage on a single chip. Nature 547(7661):74\u201378. https:\/\/doi.org\/10.1038\/nature22994","journal-title":"Nature"},{"issue":"9","key":"7176_CR28","doi-asserted-by":"publisher","first-page":"1866","DOI":"10.1109\/TCAD.2019.2925373","volume":"39","author":"Z Pajouhi","year":"2020","unstructured":"Pajouhi Z (2020) Ultralow power nonvolatile logic based on spin-orbit and exchange coupled nanowires. IEEE Trans Comput-Aided Des Integr Circuits Syst 39(9):1866\u20131874. https:\/\/doi.org\/10.1109\/TCAD.2019.2925373","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"issue":"6","key":"7176_CR29","doi-asserted-by":"publisher","first-page":"065001","DOI":"10.1088\/0022-3727\/48\/6\/065001","volume":"48","author":"Z Wang","year":"2015","unstructured":"Wang Z, Zhao W, Deng E, Klein J-O, Chappert C (2015) Perpendicular-anisotropy magnetic tunnel junction switched by spin-Hall-assisted spin-transfer torque. J Phys D: Appl Phys 48(6):065001. https:\/\/doi.org\/10.1088\/0022-3727\/48\/6\/065001","journal-title":"J Phys D: Appl Phys"},{"issue":"8","key":"7176_CR30","doi-asserted-by":"publisher","first-page":"082508","DOI":"10.1063\/1.2976435","volume":"93","author":"S Ikeda","year":"2008","unstructured":"Ikeda S et al (2008) Tunnel magnetoresistance of 604% at 300K by suppression of Ta diffusion in CoFeB\u2215MgO\u2215CoFeB pseudo-spin-valves annealed at high temperature. Appl Phys Lett 93(8):082508. https:\/\/doi.org\/10.1063\/1.2976435","journal-title":"Appl Phys Lett"},{"issue":"10","key":"7176_CR31","doi-asserted-by":"publisher","first-page":"6995","DOI":"10.1103\/physrevb.39.6995","volume":"39","author":"JC Slonczewski","year":"1989","unstructured":"Slonczewski JC (1989) Conductance and exchange coupling of two ferromagnets separated by a tunneling barrier. Phys Rev B Condens Matter 39(10):6995\u20137002. https:\/\/doi.org\/10.1103\/physrevb.39.6995","journal-title":"Phys Rev B Condens Matter"},{"issue":"6","key":"7176_CR32","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TMAG.2021.3069161","volume":"57","author":"A Amirany","year":"2021","unstructured":"Amirany A, Epperson G, Patooghy A, Rajaei R (2021) Accuracy-adaptive spintronic adder for image processing applications. IEEE Trans Magn 57(6):1\u201310. https:\/\/doi.org\/10.1109\/TMAG.2021.3069161","journal-title":"IEEE Trans Magn"},{"issue":"6","key":"7176_CR33","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TMAG.2022.3162030","volume":"58","author":"A Amirany","year":"2022","unstructured":"Amirany A, Jafari K, Moaiyeri MH (2022) DDR-MRAM: double data rate magnetic RAM for efficient artificial intelligence and cache applications. IEEE Trans Magn 58(6):1\u20139. https:\/\/doi.org\/10.1109\/TMAG.2022.3162030","journal-title":"IEEE Trans Magn"},{"key":"7176_CR34","doi-asserted-by":"publisher","first-page":"270","DOI":"10.1016\/j.aeue.2017.09.009","volume":"83","author":"V Jamshidi","year":"2018","unstructured":"Jamshidi V, Fazeli M (2018) Design of ultra low power current mode logic gates using magnetic cells. AEU-Int J Electron C 83:270\u2013279. https:\/\/doi.org\/10.1016\/j.aeue.2017.09.009","journal-title":"AEU-Int J Electron C"},{"key":"7176_CR35","doi-asserted-by":"crossref","unstructured":"Amirany A, Jafari K, and Moaiyeri MH, \"High-performance and soft error immune spintronic retention latch for highly reliable processors,\" Presented at the electrical engineering (ICEE), Iranian Conference on, 2020.","DOI":"10.1109\/ICEE50131.2020.9260685"},{"issue":"09","key":"7176_CR36","doi-asserted-by":"crossref","first-page":"619","DOI":"10.1109\/TC.1981.1675860","volume":"30","author":"KC Smith","year":"1981","unstructured":"Smith KC (1981) The prospects for multivalued logic: a technology and applications view. IEEE Trans Comput 30(09):619\u2013634","journal-title":"IEEE Trans Comput"},{"issue":"6","key":"7176_CR37","doi-asserted-by":"publisher","first-page":"061007","DOI":"10.1149\/2162-8777\/ac77bb","volume":"11","author":"M BahmanAbadi","year":"2022","unstructured":"BahmanAbadi M, Amirany A, Jafari K, Moaiyeri MH (2022) Efficient and highly reliable spintronic non-volatile quaternary memory based on carbon nanotube FETs and Multi-TMR MTJs. ECS J Solid State Sci Technol 11(6):061007. https:\/\/doi.org\/10.1149\/2162-8777\/ac77bb","journal-title":"ECS J Solid State Sci Technol"},{"key":"7176_CR38","unstructured":"Haykin S, Neural networks: a comprehensive foundation. Prentice Hall PTR, 1994, p. 768."},{"key":"7176_CR39","doi-asserted-by":"crossref","unstructured":"Gurney K, An introduction to neural networks. Taylor & Francis, Inc., 1997, p. 288.","DOI":"10.4324\/9780203451519"},{"issue":"11","key":"7176_CR40","doi-asserted-by":"publisher","first-page":"2278","DOI":"10.1109\/5.726791","volume":"86","author":"Y Lecun","year":"1998","unstructured":"Lecun Y, Bottou L, Bengio Y, Haffner P (1998) Gradient-based learning applied to document recognition. Proc IEEE 86(11):2278\u20132324. https:\/\/doi.org\/10.1109\/5.726791","journal-title":"Proc IEEE"},{"key":"7176_CR41","unstructured":"Simonyan K, \"Very deep convolutional networks for large-scale image recognition,\" arXiv preprint arXiv:1409.1556, 2014."},{"key":"7176_CR42","doi-asserted-by":"crossref","unstructured":"He K, Zhang X, Ren S, and Sun J, \"Deep residual learning for image recognition,\" Presented at the 2016 IEEE Conference on computer vision and pattern recognition (CVPR), 2016.","DOI":"10.1109\/CVPR.2016.90"},{"issue":"12","key":"7176_CR43","doi-asserted-by":"crossref","first-page":"1795","DOI":"10.1109\/TC.2020.2978817","volume":"69","author":"E Wang","year":"2020","unstructured":"Wang E, Davis JJ, Cheung PY, Constantinides GA (2020) LUTNet: learning FPGA configurations for highly efficient neural network inference. IEEE Trans Comput 69(12):1795\u20131808","journal-title":"IEEE Trans Comput"},{"issue":"3","key":"7176_CR44","first-page":"1","volume":"28","author":"S Huang","year":"2023","unstructured":"Huang S, Jiang H, Yu S (2023) Hardware-aware quantization\/mapping strategies for compute-in-memory accelerators. ACM Trans Des Autom Electron Syst 28(3):1\u201323","journal-title":"ACM Trans Des Autom Electron Syst"},{"issue":"5","key":"7176_CR45","doi-asserted-by":"crossref","first-page":"1631","DOI":"10.1007\/s00034-012-9413-2","volume":"31","author":"MH Moaiyeri","year":"2012","unstructured":"Moaiyeri MH, Navi K, Hashemipour O (2012) Design and evaluation of CNFET-based quaternary circuits. Circuits Syst Signal Process 31(5):1631\u20131652","journal-title":"Circuits Syst Signal Process"},{"issue":"1","key":"7176_CR46","doi-asserted-by":"publisher","first-page":"221","DOI":"10.1007\/s10470-018-1367-2","volume":"98","author":"S Fakhari","year":"2018","unstructured":"Fakhari S, Hajizadeh Bastani N, Moaiyeri MH (2018) A low-power and area-efficient quaternary adder based on CNTFET switching logic. Analog Integr Circuits Signal Process 98(1):221\u2013232. https:\/\/doi.org\/10.1007\/s10470-018-1367-2","journal-title":"Analog Integr Circuits Signal Process"},{"issue":"6","key":"7176_CR47","doi-asserted-by":"crossref","first-page":"065001","DOI":"10.1088\/0022-3727\/48\/6\/065001","volume":"48","author":"Z Wang","year":"2015","unstructured":"Wang Z, Zhao W, Deng E, Klein J-O, Chappert C (2015) Perpendicular-anisotropy magnetic tunnel junction switched by spin-Hall-assisted spin-transfer torque. J Phys D Appl Phys 48(6):065001","journal-title":"J Phys D Appl Phys"},{"key":"7176_CR48","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/LMAG.2020.3036834","volume":"11","author":"A Amirany","year":"2020","unstructured":"Amirany A, Jafari K, Moaiyeri MH (2020) BVA-NQSL: a bio-inspired variation-aware nonvolatile quaternary spintronic latch. IEEE Magn Lett 11:1\u20135","journal-title":"IEEE Magn Lett"},{"key":"7176_CR49","doi-asserted-by":"crossref","unstructured":"Amirany A, Moaiyeri MH, and Jafari K, \"MTMR-SNQM: multi-tunnel magnetoresistance spintronic non-volatile quaternary memory,\" In: 2021 IEEE 51st international symposium on multiple-valued logic (ISMVL), 2021: IEEE, pp. 172\u2013177.","DOI":"10.1109\/ISMVL51352.2021.00037"},{"issue":"6","key":"7176_CR50","doi-asserted-by":"crossref","first-page":"061007","DOI":"10.1149\/2162-8777\/ac77bb","volume":"11","author":"M BahmanAbadi","year":"2022","unstructured":"BahmanAbadi M, Amirany A, Jafari K, Moaiyeri MH (2022) Efficient and highly reliable spintronic non-volatile quaternary memory based on carbon nanotube FETs and multi-TMR MTJs. ECS J Solid State Sci Technol 11(6):061007","journal-title":"ECS J Solid State Sci Technol"},{"issue":"2","key":"7176_CR51","doi-asserted-by":"publisher","first-page":"217","DOI":"10.1109\/tnano.2009.2036845","volume":"10","author":"S Lin","year":"2011","unstructured":"Lin S, Kim Y-B, Lombardi F (2011) CNTFET-based design of ternary logic gates and arithmetic circuits. IEEE Trans Nanotechnol 10(2):217\u2013225. https:\/\/doi.org\/10.1109\/tnano.2009.2036845","journal-title":"IEEE Trans Nanotechnol"},{"key":"7176_CR52","doi-asserted-by":"crossref","unstructured":"Datla SRPR and Thornton MA, \"Quaternary voltage-mode logic cells and fixed-point multiplication circuits,\" Presented at the 2010 40th IEEE international symposium on multiple-valued logic, 2010.","DOI":"10.1109\/ISMVL.2010.32"},{"issue":"4","key":"7176_CR53","doi-asserted-by":"crossref","first-page":"717","DOI":"10.4218\/etrij.2020-0045","volume":"43","author":"S Rahmati","year":"2021","unstructured":"Rahmati S, Farshidi E, Ganji J (2021) Low energy and area efficient quaternary multiplier with carbon nanotube field effect transistors. ETRI J 43(4):717\u2013727","journal-title":"ETRI J"},{"key":"7176_CR54","doi-asserted-by":"crossref","first-page":"104774","DOI":"10.1016\/j.mejo.2020.104774","volume":"102","author":"A Doostaregan","year":"2020","unstructured":"Doostaregan A, Abrishamifar A (2020) On the design of robust, low power with high noise immunity quaternary circuits. Microelectron J 102:104774","journal-title":"Microelectron J"},{"issue":"1","key":"7176_CR55","doi-asserted-by":"crossref","first-page":"221","DOI":"10.1007\/s10470-018-1367-2","volume":"98","author":"S Fakhari","year":"2019","unstructured":"Fakhari S, Hajizadeh Bastani N, Moaiyeri MH (2019) A low-power and area-efficient quaternary adder based on CNTFET switching logic. Analog Integr Circuits Signal Process 98(1):221\u2013232","journal-title":"Analog Integr Circuits Signal Process"},{"issue":"3","key":"7176_CR56","doi-asserted-by":"publisher","first-page":"762","DOI":"10.1007\/s10825-015-0714-0","volume":"14","author":"F Sharifi","year":"2015","unstructured":"Sharifi F, Moaiyeri MH, Navi K, Bagherzadeh N (2015) Quaternary full adder cells based on carbon nanotube FETs. J Comput Electron 14(3):762\u2013772. https:\/\/doi.org\/10.1007\/s10825-015-0714-0","journal-title":"J Comput Electron"},{"issue":"10","key":"7176_CR57","doi-asserted-by":"publisher","first-page":"1056","DOI":"10.1631\/fitee.1500214","volume":"17","author":"MH Moaiyeri","year":"2016","unstructured":"Moaiyeri MH, Sedighiani S, Sharifi F, Navi K (2016) Design and analysis of carbon nanotube FET based quaternary full adders. Front Inf Technol Electron Eng 17(10):1056\u20131066. https:\/\/doi.org\/10.1631\/fitee.1500214","journal-title":"Front Inf Technol Electron Eng"},{"key":"7176_CR58","doi-asserted-by":"crossref","first-page":"156","DOI":"10.1016\/j.mejo.2016.04.016","volume":"53","author":"SA Ebrahimi","year":"2016","unstructured":"Ebrahimi SA, Reshadinezhad MR, Bohlooli A, Shahsavari M (2016) Efficient CNTFET-based design of quaternary logic gates and arithmetic circuits. Microelectron J 53:156\u2013166","journal-title":"Microelectron J"},{"key":"7176_CR59","doi-asserted-by":"publisher","first-page":"145","DOI":"10.1016\/j.aeue.2019.04.012","volume":"105","author":"A Daraei","year":"2019","unstructured":"Daraei A, Hosseini SA (2019) Novel energy-efficient and high-noise margin quaternary circuits in nanoelectronics. AEU-Int J Electron C 105:145\u2013162. https:\/\/doi.org\/10.1016\/j.aeue.2019.04.012","journal-title":"AEU-Int J Electron C"},{"key":"7176_CR60","doi-asserted-by":"crossref","unstructured":"Datla SRR and Thornton MA, \"Quaternary voltage-mode logic cells and fixed-point multiplication circuits,\" In: 2010 40th IEEE international symposium on multiple-valued logic, 2010: IEEE, pp. 128\u2013133.","DOI":"10.1109\/ISMVL.2010.32"},{"issue":"4","key":"7176_CR61","doi-asserted-by":"publisher","first-page":"2205","DOI":"10.1137\/18m1166134","volume":"11","author":"P Yin","year":"2018","unstructured":"Yin P, Zhang S, Lyu J, Osher S, Qi Y, Xin J (2018) BinaryRelax: a relaxation approach for training deep neural networks with quantized weights. SIAM J Imag Sci 11(4):2205\u20132223. https:\/\/doi.org\/10.1137\/18m1166134","journal-title":"SIAM J Imag Sci"},{"key":"7176_CR62","doi-asserted-by":"crossref","unstructured":"Long Y, Lee E, Kim D, and Mukhopadhyay S, \"Q-PIM: a genetic algorithm based flexible DNN quantization method and application to processing-in-memory platform,\" Presented at the 2020 57th ACM\/IEEE design automation Conference (DAC), 2020.","DOI":"10.1109\/DAC18072.2020.9218737"},{"key":"7176_CR63","unstructured":"Kang B, \"Energy-aware DNN quantization for processing-in-memory architecture,\" 2022."},{"issue":"7","key":"7176_CR64","doi-asserted-by":"publisher","first-page":"2084","DOI":"10.1109\/tcad.2024.3358609","volume":"43","author":"S Sun","year":"2024","unstructured":"Sun S, Bai J, Shi Z, Zhao W, Kang W (2024) CIM2PQ: an arraywise and hardware-friendly mixed precision quantization method for analog computing-in-memory. IEEE Trans Comput Aided Des Integr Circuits Syst 43(7):2084\u20132097. https:\/\/doi.org\/10.1109\/tcad.2024.3358609","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-025-07176-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11227-025-07176-z\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-025-07176-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,8]],"date-time":"2025-04-08T02:43:45Z","timestamp":1744080225000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11227-025-07176-z"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3,29]]},"references-count":64,"journal-issue":{"issue":"5","published-online":{"date-parts":[[2025,4]]}},"alternative-id":["7176"],"URL":"https:\/\/doi.org\/10.1007\/s11227-025-07176-z","relation":{},"ISSN":["1573-0484"],"issn-type":[{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,3,29]]},"assertion":[{"value":"9 March 2025","order":1,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"29 March 2025","order":2,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"No conflict of interest exists in the submission of this article, and all the authors approved the article.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}},{"value":"This article contains no studies with human participants or animals performed by any authors.","order":3,"name":"Ethics","group":{"name":"EthicsHeading","label":"Ethical approval"}}],"article-number":"669"}}