{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,10]],"date-time":"2025-04-10T17:10:09Z","timestamp":1744305009073,"version":"3.40.4"},"reference-count":54,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2025,4,10]],"date-time":"2025-04-10T00:00:00Z","timestamp":1744243200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0"},{"start":{"date-parts":[[2025,4,10]],"date-time":"2025-04-10T00:00:00Z","timestamp":1744243200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61202076"],"award-info":[{"award-number":["61202076"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004826","name":"Natural Science Foundation of Beijing Municipality","doi-asserted-by":"publisher","award":["4192007"],"award-info":[{"award-number":["4192007"]}],"id":[{"id":"10.13039\/501100004826","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"DOI":"10.1007\/s11227-025-07224-8","type":"journal-article","created":{"date-parts":[[2025,4,10]],"date-time":"2025-04-10T16:33:56Z","timestamp":1744302836000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Dhcm: a dynamic hierarchy coordination mechanism for memory optimization"],"prefix":"10.1007","volume":"81","author":[{"given":"Juan","family":"Fang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jingjing","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ziyi","family":"Teng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2025,4,10]]},"reference":[{"issue":"6","key":"7224_CR1","doi-asserted-by":"publisher","first-page":"78","DOI":"10.1109\/MM.2021.3114903","volume":"41","author":"R Iyer","year":"2021","unstructured":"Iyer R, De V, Illikkal R, Koufaty D, Chitlur B, Herdrich A, Khellah M, Hamzaoglu F, Karl E (2021) Advances in microprocessor cache architectures over the last 25 years. IEEE Micro 41(6):78\u201388","journal-title":"IEEE Micro"},{"issue":"6","key":"7224_CR2","doi-asserted-by":"publisher","DOI":"10.1007\/s11432-020-3227-1","volume":"64","author":"X Zou","year":"2021","unstructured":"Zou X, Xu S, Chen X, Yan L, Han Y (2021) Breaking the von neumann bottleneck: architecture-level processing-in-memory technology. Sci China Inf Sci 64(6):160404","journal-title":"Sci China Inf Sci"},{"issue":"1","key":"7224_CR3","doi-asserted-by":"publisher","first-page":"64","DOI":"10.1007\/s11390-022-2911-1","volume":"38","author":"X-H Sun","year":"2023","unstructured":"Sun X-H, Lu X (2023) The memory-bounded speedup model and its impacts in computing. J Comput Sci Technol 38(1):64\u201379","journal-title":"J Comput Sci Technol"},{"key":"7224_CR4","doi-asserted-by":"crossref","unstructured":"Jalili M, Erez M (2022) Reducing load latency with cache level prediction. In: 2022 IEEE International Symposium on High-Performance Computer Architecture (HPCA), pp. 648\u2013661. IEEE","DOI":"10.1109\/HPCA53966.2022.00054"},{"issue":"10","key":"7224_CR5","doi-asserted-by":"publisher","first-page":"7521","DOI":"10.1007\/s11227-020-03177-2","volume":"76","author":"HJ Bae","year":"2020","unstructured":"Bae HJ, Choi L (2020) Filter cache: filtering useless cache blocks for a small but efficient shared last-level cache. J Supercomput 76(10):7521\u20137544","journal-title":"J Supercomput"},{"key":"7224_CR6","doi-asserted-by":"crossref","unstructured":"Krause AM, Santos PC, Navaux PO (2022) Avoiding unnecessary caching with history-based preemptive bypassing. In: 2022 IEEE 34th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD), pp. 71\u201380. IEEE","DOI":"10.1109\/SBAC-PAD55451.2022.00018"},{"key":"7224_CR7","doi-asserted-by":"crossref","unstructured":"Bera R, Kanellopoulos K, Balachandran S, Novo D, Olgun A, Sadrosadat M, Mutlu O (2022) Hermes: accelerating long-latency load requests via perceptron-based off-chip load prediction. In: 2022 55th IEEE\/ACM International Symposium on Microarchitecture (MICRO), pp. 1\u201318. IEEE","DOI":"10.1109\/MICRO56248.2022.00015"},{"key":"7224_CR8","doi-asserted-by":"crossref","unstructured":"Jamet AV, Vavouliotis G, Jim\u00e9nez DA, Alvarez L, Casas M (2024) A two level neural approach combining off-chip prediction with adaptive prefetch filtering. In: 2024 IEEE International Symposium on High-Performance Computer Architecture (HPCA), pp. 528\u2013542. IEEE","DOI":"10.1109\/HPCA57654.2024.00046"},{"key":"7224_CR9","doi-asserted-by":"crossref","unstructured":"Bakhshalipour M, Shakerinava M, Lotfi-Kamran P, Sarbazi-Azad H (2019) Bingo spatial data prefetcher. In: 2019 IEEE International Symposium on High Performance Computer Architecture (HPCA), pp. 399\u2013411","DOI":"10.1109\/HPCA.2019.00053"},{"key":"7224_CR10","doi-asserted-by":"crossref","unstructured":"Bera R, Nori AV, Mutlu O, Subramoney S (2019) Dspatch: dual spatial pattern prefetcher. In: Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture, pp. 531\u2013544","DOI":"10.1145\/3352460.3358325"},{"issue":"4","key":"7224_CR11","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3345000","volume":"16","author":"L Peled","year":"2019","unstructured":"Peled L, Weiser U, Etsion Y (2019) A neural network prefetcher for arbitrary memory access patterns. ACM Transact Archit Code Optim (TACO) 16(4):1\u201327","journal-title":"ACM Transact Archit Code Optim (TACO)"},{"key":"7224_CR12","doi-asserted-by":"crossref","unstructured":"Navarro-Torres A, Panda B, Alastruey-Bened\u00e9 J, Ib\u00e1\u00f1ez P, Vi\u00f1als-Y\u00fafera V, Ros A (2022) Berti: an accurate local-delta data prefetcher. In: 2022 55th IEEE\/ACM International Symposium on Microarchitecture (MICRO), pp. 975\u2013991. IEEE","DOI":"10.1109\/MICRO56248.2022.00072"},{"key":"7224_CR13","unstructured":"Shakerinava M, Bakhshalipour M, Lotfi-Kamran P, Sarbazi-Azad H (2019) Multi-lookahead offset prefetching. The Third Data Prefetching Championship (2019)"},{"key":"7224_CR14","doi-asserted-by":"crossref","unstructured":"Vera X (2020) Inside tiger lake: intel\u2019s next generation mobile client cpu. In: Hot Chips Symposium, pp. 1\u201326","DOI":"10.1109\/HCS49909.2020.9220443"},{"key":"7224_CR15","doi-asserted-by":"crossref","unstructured":"Al-Shaikh A, Shaheen A, Al-Mousa MR, Alqawasmi K, Al Sherideh AS, Khattab H (2023) A comparative study on the performance of 64-bit arm processors. Int J Interact Mobile Technol 17(13)","DOI":"10.3991\/ijim.v17i13.39395"},{"key":"7224_CR16","doi-asserted-by":"crossref","unstructured":"Wu H, Nathella K, Sunwoo D, Jain A, Lin C (2019) Efficient metadata management for irregular data prefetching. In: Proceedings of the 46th International Symposium on Computer Architecture, pp. 449\u2013461","DOI":"10.1145\/3307650.3322225"},{"key":"7224_CR17","doi-asserted-by":"crossref","unstructured":"Wu H, Nathella K, Pusdesris J, Sunwoo D, Jain A, Lin C (2019) Temporal prefetching without the off-chip metadata. In: Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture, pp. 996\u20131008","DOI":"10.1145\/3352460.3358300"},{"issue":"11","key":"7224_CR18","doi-asserted-by":"publisher","first-page":"2858","DOI":"10.1109\/TC.2021.3065909","volume":"71","author":"H Wu","year":"2021","unstructured":"Wu H, Nathella K, Pabst M, Sunwoo D, Jain A, Lin C (2021) Practical temporal prefetching with compressed on-chip metadata. IEEE Trans Comput 71(11):2858\u20132871","journal-title":"IEEE Trans Comput"},{"issue":"3","key":"7224_CR19","first-page":"732","volume":"72","author":"A Ansari","year":"2022","unstructured":"Ansari A, Golshan F, Barati R, Lotfi-Kamran P, Sarbazi-Azad H (2022) Mana: microarchitecting a temporal instruction prefetcher. IEEE Trans Comput 72(3):732\u2013743","journal-title":"IEEE Trans Comput"},{"key":"7224_CR20","doi-asserted-by":"crossref","unstructured":"Bakhshalipour M, Lotfi-Kamran P, Sarbazi-Azad H (2018) Domino temporal data prefetcher. In: 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA), pp. 131\u2013142. IEEE","DOI":"10.1109\/HPCA.2018.00021"},{"key":"7224_CR21","doi-asserted-by":"crossref","unstructured":"Ainsworth S, Mukhanov L (2024) Triangel: A high-performance, accurate, timely on-chip temporal prefetcher. In: 2024 ACM\/IEEE 51st Annual International Symposium on Computer Architecture (ISCA), pp. 1202\u20131216. IEEE","DOI":"10.1109\/ISCA59077.2024.00090"},{"key":"7224_CR22","doi-asserted-by":"crossref","unstructured":"Pakalapati S, Panda B (2020) Bouquet of instruction pointers: instruction pointer classifier-based spatial hardware prefetching. In: 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA), pp. 118\u2013131","DOI":"10.1109\/ISCA45697.2020.00021"},{"key":"7224_CR23","doi-asserted-by":"crossref","unstructured":"Jiang S, Yang Q, Ci Y (2022) Merging similar patterns for hardware prefetching. In: 2022 55th IEEE\/ACM International Symposium on Microarchitecture (MICRO), pp. 1012\u20131026. IEEE","DOI":"10.1109\/MICRO56248.2022.00071"},{"issue":"11","key":"7224_CR24","doi-asserted-by":"publisher","first-page":"3638","DOI":"10.1109\/TCAD.2024.3442981","volume":"43","author":"Y Lin","year":"2024","unstructured":"Lin Y, Lin W, Xu J, Chen Y, Jin Z, Qin J, He J, Cai S, Zhang Y, Wang Z et al (2024) Pars: a pattern-aware spatial data prefetcher supporting multiple region sizes. IEEE Trans Comput Aided Des Integr Circuits Syst 43(11):3638\u20133649","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"issue":"8","key":"7224_CR25","doi-asserted-by":"publisher","first-page":"1970","DOI":"10.1109\/TPDS.2020.2982392","volume":"31","author":"C Navarro","year":"2020","unstructured":"Navarro C, Feliu J, Petit S, Gomez ME, Sahuquillo J (2020) Bandwidth-aware dynamic prefetch configuration for ibm power8. IEEE Trans Parallel Distrib Syst 31(8):1970\u20131982","journal-title":"IEEE Trans Parallel Distrib Syst"},{"issue":"11","key":"7224_CR26","doi-asserted-by":"publisher","first-page":"3913","DOI":"10.1109\/TCAD.2024.3446720","volume":"43","author":"A Bagchi","year":"2024","unstructured":"Bagchi A, Rishabh O, Panda PR (2024) Novella: nonvolatile last-level cache bypass for optimizing off-chip memory energy. IEEE Trans Comput Aided Des Integr Circuits Syst 43(11):3913\u20133924","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"7224_CR27","doi-asserted-by":"crossref","unstructured":"Dutta KK, Tanksale PN, Das S (2021) A fairness conscious cache replacement policy for last level cache. In: 2021 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 695\u2013700. IEEE","DOI":"10.23919\/DATE51398.2021.9474096"},{"issue":"1","key":"7224_CR28","doi-asserted-by":"publisher","first-page":"17","DOI":"10.1109\/LCA.2023.3242178","volume":"22","author":"DA Jim\u00e9nez","year":"2023","unstructured":"Jim\u00e9nez DA, Teran E, Gratz PV (2023) Last-level cache insertion and promotion policy in the presence of aggressive prefetching. IEEE Comput Archit Lett 22(1):17\u201320","journal-title":"IEEE Comput Archit Lett"},{"issue":"6","key":"7224_CR29","doi-asserted-by":"publisher","first-page":"122","DOI":"10.1109\/MC.2024.3384851","volume":"57","author":"B Panda","year":"2024","unstructured":"Panda B (2024) The game of latency, bandwidth, and hardware prefetching. Computer 57(6):122\u2013126","journal-title":"Computer"},{"issue":"5","key":"7224_CR30","doi-asserted-by":"publisher","first-page":"1615","DOI":"10.1109\/TCSII.2021.3068007","volume":"68","author":"C Sudarshan","year":"2021","unstructured":"Sudarshan C, Steiner L, Jung M, Lappas J, Weis C, Wehn N (2021) A novel dram architecture for improved bandwidth utilization and latency reduction using dual-page operation. IEEE Trans Circuits Syst II Express Briefs 68(5):1615\u20131619. https:\/\/doi.org\/10.1109\/TCSII.2021.3068007","journal-title":"IEEE Trans Circuits Syst II Express Briefs"},{"issue":"2","key":"7224_CR31","doi-asserted-by":"publisher","first-page":"8","DOI":"10.1109\/MM.2012.1","volume":"32","author":"M Shah","year":"2012","unstructured":"Shah M, Golla R, Grohoski G, Jordan P, Barreh J, Brooks J, Greenberg M, Levinsky G, Luttrell M, Olson C et al (2012) Sparc t4: a dynamically threaded server-on-a-chip. IEEE Micro 32(2):8\u201319","journal-title":"IEEE Micro"},{"key":"7224_CR32","doi-asserted-by":"crossref","unstructured":"Teran E, Wang Z, Jim\u00e9nez DA (2016) Perceptron learning for reuse prediction. In: 2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), pp. 1\u201312. IEEE","DOI":"10.1109\/MICRO.2016.7783705"},{"key":"7224_CR33","doi-asserted-by":"crossref","unstructured":"Bhatia E, Chacon G, Pugsley S, Teran E, Gratz PV, Jim\u00e9nez DA (2019) Perceptron-based prefetch filtering. In: Proceedings of the 46th International Symposium on Computer Architecture, pp. 1\u201313","DOI":"10.1145\/3307650.3322207"},{"key":"7224_CR34","doi-asserted-by":"crossref","unstructured":"Garza E, Mirbagher-Ajorpaz S, Khan TA, Jim\u00e9nez DA (2019) Bit-level perceptron prediction for indirect branches. In: Proceedings of the 46th International Symposium on Computer Architecture, pp. 27\u201338","DOI":"10.1145\/3307650.3322217"},{"issue":"2","key":"7224_CR35","doi-asserted-by":"publisher","first-page":"391","DOI":"10.1007\/s11390-022-1573-3","volume":"38","author":"H-J Yang","year":"2023","unstructured":"Yang H-J, Fang J, Cai M, Cai Z (2023) A prefetch-adaptive intelligent cache replacement policy based on machine learning. J Comput Sci Technol 38(2):391\u2013404","journal-title":"J Comput Sci Technol"},{"key":"7224_CR36","doi-asserted-by":"crossref","unstructured":"Sethumurugan S, Yin J, Sartori J (2021) Designing a cost-effective cache replacement policy using machine learning. In: 2021 IEEE International Symposium on High-Performance Computer Architecture (HPCA), pp. 291\u2013303. IEEE","DOI":"10.1109\/HPCA51647.2021.00033"},{"key":"7224_CR37","doi-asserted-by":"crossref","unstructured":"Bera R, Kanellopoulos K, Nori A, Shahroodi T, Subramoney S, Mutlu O (2021) Pythia: a customizable hardware prefetching framework using online reinforcement learning. In: MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture, pp. 1121\u20131137","DOI":"10.1145\/3466752.3480114"},{"issue":"2","key":"7224_CR38","doi-asserted-by":"publisher","first-page":"105","DOI":"10.1109\/LCA.2022.3210397","volume":"21","author":"M Jalili","year":"2022","unstructured":"Jalili M, Erez M (2022) Managing prefetchers with deep reinforcement learning. IEEE Comput Archit Lett 21(2):105\u2013108","journal-title":"IEEE Comput Archit Lett"},{"key":"7224_CR39","doi-asserted-by":"crossref","unstructured":"Singh G, Nadig R, Park J, Bera R, Hajinazar N, Novo D, G\u00f3mez-Luna J, Stuijk S, Corporaal H, Mutlu O (2022) Sibyl: adaptive and extensible data placement in hybrid storage systems using online reinforcement learning. In: Proceedings of the 49th Annual International Symposium on Computer Architecture, pp. 320\u2013336","DOI":"10.1145\/3470496.3527442"},{"key":"7224_CR40","doi-asserted-by":"crossref","unstructured":"Gerogiannis G, Torrellas J (2023) Micro-armed bandit: lightweight & reusable reinforcement learning for microarchitecture decision-making. In: Proceedings of the 56th Annual IEEE\/ACM International Symposium on Microarchitecture, pp. 698\u2013713","DOI":"10.1145\/3613424.3623780"},{"key":"7224_CR41","doi-asserted-by":"crossref","unstructured":"Yang H, Fang J (2023) A fairness-aware prefetching mechanism based on reinforcement learning for multi-core systems. In: 2023 IEEE International Conference on High Performance Computing & Communications, Data Science & Systems, Smart City & Dependability in Sensor, Cloud & Big Data Systems & Application (HPCC\/DSS\/SmartCity\/DependSys), pp. 639\u2013646","DOI":"10.1109\/HPCC-DSS-SmartCity-DependSys60770.2023.00092"},{"key":"7224_CR42","doi-asserted-by":"crossref","unstructured":"Yang H, Fang J, Su X, Cai Z, Wang Y (2024) Rl-copref: a reinforcement learning-based coordinated prefetching controller for multiple prefetchers. J Supercomput, 1\u201326","DOI":"10.21203\/rs.3.rs-3174293\/v1"},{"key":"7224_CR43","doi-asserted-by":"crossref","unstructured":"Gerogiannis G, Torrellas J (2024) Practical online reinforcement learning for microprocessors with micro-armed bandit. IEEE Micro","DOI":"10.1109\/MM.2024.3408719"},{"key":"7224_CR44","unstructured":"ChampSim. https:\/\/github.com\/ChampSim\/ChampSim"},{"key":"7224_CR45","unstructured":"2nd Data Prefetching Championship. http:\/\/comparch-conf.gatech.edu\/dpc2\/"},{"key":"7224_CR46","unstructured":"3rd Data Prefetching Championship. https:\/\/dpc3.compas.cs.stonybrook.edu"},{"issue":"4","key":"7224_CR47","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1186736.1186737","volume":"34","author":"JL Henning","year":"2006","unstructured":"Henning JL (2006) Spec cpu2006 benchmark descriptions. ACM SIGARCH Comput Archit News 34(4):1\u201317","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"7224_CR48","doi-asserted-by":"crossref","unstructured":"Bucek J, Lange K-D, Kistowski J (2018) Spec cpu2017: next-generation compute benchmark. In: Companion of the 2018 ACM\/SPEC International Conference on Performance Engineering, pp. 41\u201342","DOI":"10.1145\/3185768.3185771"},{"key":"7224_CR49","doi-asserted-by":"crossref","unstructured":"Shun J, Blelloch GE (2013) Ligra: a lightweight graph processing framework for shared memory. In: Proceedings of the 18th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, pp. 135\u2013146","DOI":"10.1145\/2442516.2442530"},{"key":"7224_CR50","doi-asserted-by":"crossref","unstructured":"Bienia C, Kumar S, Singh JP, Li K (2008) The parsec benchmark suite: characterization and architectural implications. In: Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques, pp. 72\u201381","DOI":"10.1145\/1454115.1454128"},{"key":"7224_CR51","unstructured":"Second Championship Value Prediction (CVP-2). https:\/\/microarch.org\/cvp1\/cvp2\/rules.html"},{"key":"7224_CR52","unstructured":"AMD Ryzen Threadripper 3990X. https:\/\/en.wikichip.org\/wiki\/amd\/ryzen_threadripper\/3990x"},{"key":"7224_CR53","unstructured":"AMD Zen2 EPYC 7702P. https:\/\/en.wikichip.org\/wiki\/amd\/epyc\/7702p"},{"key":"7224_CR54","unstructured":"Intel Core i9. https:\/\/en.wikichip.org\/wiki\/intel\/core_i9"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-025-07224-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11227-025-07224-8\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-025-07224-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,10]],"date-time":"2025-04-10T16:34:20Z","timestamp":1744302860000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11227-025-07224-8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,4,10]]},"references-count":54,"journal-issue":{"issue":"5","published-online":{"date-parts":[[2025,4]]}},"alternative-id":["7224"],"URL":"https:\/\/doi.org\/10.1007\/s11227-025-07224-8","relation":{},"ISSN":["1573-0484"],"issn-type":[{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,4,10]]},"assertion":[{"value":"21 March 2025","order":1,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"10 April 2025","order":2,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare that they have no Conflict of interest.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}},{"value":"Not applicable.","order":3,"name":"Ethics","group":{"name":"EthicsHeading","label":"Ethics approval and consent to participate"}},{"value":"The authors readily consent to have this paper published.","order":4,"name":"Ethics","group":{"name":"EthicsHeading","label":"Consent for publication"}}],"article-number":"728"}}