{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,7]],"date-time":"2026-05-07T09:20:48Z","timestamp":1778145648732,"version":"3.51.4"},"reference-count":82,"publisher":"Springer Science and Business Media LLC","issue":"8","license":[{"start":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T00:00:00Z","timestamp":1747785600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T00:00:00Z","timestamp":1747785600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["U2336201"],"award-info":[{"award-number":["U2336201"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"DOI":"10.1007\/s11227-025-07340-5","type":"journal-article","created":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T11:06:29Z","timestamp":1747825589000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":5,"title":["Toward secure program execution in multi-tenant cloud FPGA environments"],"prefix":"10.1007","volume":"81","author":[{"given":"Tian","family":"Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu-an","family":"Tan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wenjuan","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhaohui","family":"Ci","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ning","family":"Shi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2025,5,21]]},"reference":[{"key":"7340_CR1","doi-asserted-by":"publisher","first-page":"811","DOI":"10.1109\/JETCAS.2024.3491169","volume":"14","author":"T Chen","year":"2024","unstructured":"Chen T, Tan Y-a, Li C, Zhang Z, Meng W, Li Y (2024) Securecomm: a secure data transfer framework for neural network inference on CPU-FPGA heterogeneous edge devices. IEEE J Emerg Sel Top Circuits Syst 14:811","journal-title":"IEEE J Emerg Sel Top Circuits Syst"},{"key":"7340_CR2","unstructured":"Barr J (2016) Developer Preview \u2013 EC2 Instances (F1) with Programmable Hardware . [https:\/\/aws.amazon.com\/blogs\/aws\/developer-preview-ec2-instances-f1-with-programmable-hardware\/] Accessed 01 Oct 2023"},{"key":"7340_CR3","unstructured":"Xilinx: Baidu Deploys Xilinx FPGAs in New Public Cloud Acceleration Services (2017). [https:\/\/www.xilinx.com\/news\/press\/2017\/baidu-deploys-xilinx-fpgas-in-new-public-cloud-acceleration-services.html] Accessed 01 Oct 2023"},{"key":"7340_CR4","unstructured":"Instance Types. Tencent Cloud. [https:\/\/intl.cloud.tencent.com\/document\/product\/213\/11518#FX2] Accessed 12 Oct 2023"},{"key":"7340_CR5","unstructured":"Instance Family. Alibaba Cloud. [https:\/\/www.alibabacloud.com\/help\/en\/doc-detail\/25378.html] Accessed 12 Oct 2023"},{"key":"7340_CR6","doi-asserted-by":"crossref","unstructured":"Weerasinghe J, Abel F, Hagleitner C, Herkersdorf A (2015) Enabling FPGAs in hyperscale data centers. In: 2015 IEEE 12th Intl Conf on Ubiquitous Intelligence and Computing and 2015 IEEE 12th Intl Conf on Autonomic and Trusted Computing and 2015 IEEE 15th Intl Conf on Scalable Computing and Communications and Its Associated Workshops (UIC-ATC-ScalCom. IEEE, ), pp 1078\u20131086","DOI":"10.1109\/UIC-ATC-ScalCom-CBDCom-IoP.2015.199"},{"key":"7340_CR7","doi-asserted-by":"crossref","unstructured":"Knodel O, Lehmann P, Spallek RG (2016) Rc3e: Reconfigurable accelerators in data centres and their provision by adapted service models. In: 2016 IEEE 9th International Conference on Cloud Computing (CLOUD). IEEE, pp 19\u201326","DOI":"10.1109\/CLOUD.2016.0013"},{"key":"7340_CR8","unstructured":"Khawaja A, Landgraf J, Prakash R, Wei M, Schkufza E, Rossbach CJ (2018) Sharing, protection, and compatibility for reconfigurable fabric with $$\\{$$AmorphOS$$\\}$$. In: 13th USENIX Symposium on Operating Systems Design and Implementation (OSDI 18), pp 107\u2013127"},{"key":"7340_CR9","doi-asserted-by":"crossref","unstructured":"Gnad DR, Oboril F, Tahoori MB (2017) Voltage drop-based fault attacks on FPGAs using valid bitstreams. In: 2017 27th International Conference on Field Programmable Logic and Applications (FPL). IEEE, pp 1\u20137","DOI":"10.23919\/FPL.2017.8056840"},{"key":"7340_CR10","doi-asserted-by":"publisher","first-page":"44","DOI":"10.46586\/tches.v2018.i3.44-68","volume":"2018","author":"J Krautter","year":"2018","unstructured":"Krautter J, Gnad DR, Tahoori MB (2018) FPGAhammer: remote voltage fault attacks on shared FPGAs, suitable for DFA on AES. IACR Trans Cryptogr Hardw Embed Syst 2018:44\u201368","journal-title":"IACR Trans Cryptogr Hardw Embed Syst"},{"key":"7340_CR11","doi-asserted-by":"crossref","unstructured":"Mahmoud D, Stojilovi\u0107 M (2019) Timing violation induced faults in multi-tenant FPGAs. In: 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, pp 1745\u20131750","DOI":"10.23919\/DATE.2019.8715263"},{"key":"7340_CR12","doi-asserted-by":"crossref","unstructured":"Gravellier J, Dutertre J-M, Teglia Y, Moundi PL, Olivier F (2020) Remote side-channel attacks on heterogeneous soc. In: Smart Card Research and Advanced Applications: 18th International Conference, CARDIS 2019, Prague, Czech Republic, November 11\u201313, 2019, Revised Selected Papers 18. Springer, pp 109\u2013125","DOI":"10.1007\/978-3-030-42068-0_7"},{"key":"7340_CR13","doi-asserted-by":"crossref","unstructured":"Provelengios G, Ramesh C, Patil SB, Eguro K, Tessier R, Holcomb D (2019) Characterization of long wire data leakage in deep submicron FPGAs. In: Proceedings of the 2019 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays, pp 292\u2013297","DOI":"10.1145\/3289602.3293923"},{"issue":"6","key":"7340_CR14","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3419100","volume":"53","author":"F Turan","year":"2020","unstructured":"Turan F, Verbauwhede I (2020) Trust in FPGA-accelerated cloud computing. ACM Comput Surv (CSUR) 53(6):1\u201328","journal-title":"ACM Comput Surv (CSUR)"},{"key":"7340_CR15","doi-asserted-by":"crossref","unstructured":"Zeitouni S, Vliegen J, Frassetto T, Koch D, Sadeghi A-R, Mentens N (2021) Trusted configuration in cloud fpgas. In: 2021 IEEE 29th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). IEEE, pp 233\u2013241","DOI":"10.1109\/FCCM51124.2021.00036"},{"issue":"2","key":"7340_CR16","doi-asserted-by":"publisher","first-page":"593","DOI":"10.1109\/TDSC.2019.2933214","volume":"18","author":"ME Elrabaa","year":"2019","unstructured":"Elrabaa ME, Al-Asli M, Abu-Amara M (2019) Secure computing enclaves using FPGAs. IEEE Trans Dependable Secur Comput 18(2):593\u2013604","journal-title":"IEEE Trans Dependable Secur Comput"},{"key":"7340_CR17","doi-asserted-by":"crossref","unstructured":"Byma S, Steffan JG, Bannazadeh H, Leon-Garcia A, Chow P (2014) FPGAs in the cloud: booting virtualized hardware accelerators with openstack. In: 2014 IEEE 22nd Annual International Symposium on Field-Programmable Custom Computing Machines. IEEE, pp 109\u2013116","DOI":"10.1109\/FCCM.2014.42"},{"key":"7340_CR18","doi-asserted-by":"crossref","unstructured":"Zhang Y, Zhang N, Zhao T, Vilim M, Shahbaz M, Olukotun K (2021) Sara: scaling a reconfigurable dataflow accelerator. In: 2021 ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA). IEEE, pp 1041\u20131054","DOI":"10.1109\/ISCA52012.2021.00085"},{"issue":"2","key":"7340_CR19","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1331331.1331338","volume":"7","author":"HK-H So","year":"2008","unstructured":"So HK-H, Brodersen R (2008) A unified hardware\/software runtime environment for FPGA-based reconfigurable computers using BORPH. ACM Trans Embed Comput Syst (TECS) 7(2):1\u201328","journal-title":"ACM Trans Embed Comput Syst (TECS)"},{"issue":"1","key":"7340_CR20","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1596532.1596540","volume":"9","author":"E L\u00fcbbers","year":"2009","unstructured":"L\u00fcbbers E, Platzner M (2009) ReconOS: multithreaded programming for reconfigurable computers. ACM Trans Embed Comput Syst(TECS) 9(1):1\u201333","journal-title":"ACM Trans Embed Comput Syst(TECS)"},{"key":"7340_CR21","doi-asserted-by":"crossref","unstructured":"Ismail A, Shannon L (2011) FUSE: front-end user framework for O\/S abstraction of hardware accelerators. In: 2011 IEEE 19th Annual International Symposium on Field-programmable Custom Computing Machines. IEEE, pp 170\u2013177","DOI":"10.1109\/FCCM.2011.48"},{"key":"7340_CR22","doi-asserted-by":"crossref","unstructured":"Zhang J, Xiong Y, Xu N, Shu R, Li B, Cheng P, Chen G, Moscibroda T (2017) The Feniks FPGA operating system for cloud computing. In: Proceedings of the 8th Asia-Pacific Workshop on Systems, pp 1\u20137","DOI":"10.1145\/3124680.3124743"},{"key":"7340_CR23","doi-asserted-by":"crossref","unstructured":"Wassi G, Benkhelifa MEA, Lawday G, Verdier F, Garcia S (2014) Multi-shape tasks scheduling for online multitasking on FPGAs. In: 2014 9th International Symposium on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC). IEEE, pp 1\u20137","DOI":"10.1109\/ReCoSoC.2014.6861366"},{"key":"7340_CR24","doi-asserted-by":"crossref","unstructured":"Chen L, Marconi T, Mitra T (2012) Online scheduling for multi-core shared reconfigurable fabric. In: 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, pp 582\u2013585","DOI":"10.1109\/DATE.2012.6176537"},{"key":"7340_CR25","doi-asserted-by":"crossref","unstructured":"Hamilton BK, Inggs M, So HKH (2014) Scheduling mixed-architecture processes in tightly coupled FPGA-CPU reconfigurable computers. In: 2014 IEEE 22nd Annual International Symposium on Field-Programmable Custom Computing Machines. IEEE, pp 240\u2013240","DOI":"10.1109\/FCCM.2014.75"},{"key":"7340_CR26","doi-asserted-by":"crossref","unstructured":"Zha Y, Li J (2020) Virtualizing FPGAs in the cloud. In: Proceedings of the Twenty-Fifth International Conference on Architectural Support for Programming Languages and Operating Systems, pp 845\u2013858","DOI":"10.1145\/3373376.3378491"},{"key":"7340_CR27","unstructured":"Knodel O, Genssler PR, Spallek RG (2017) Virtualizing reconfigurable hardware to provide scalability in cloud architectures. In: International Conference on Advances in Circuits, Electronics and Micro-electronics (CENICS). SN, pp 33\u201338"},{"key":"7340_CR28","doi-asserted-by":"crossref","unstructured":"Vaishnav A, Pham KD, Koch D, Garside J (2018) Resource elastic virtualization for FPGAs using OpenCL. In: 2018 28th International Conference on Field Programmable Logic and Applications (FPL). IEEE, pp 111\u20131117","DOI":"10.1109\/FPL.2018.00028"},{"key":"7340_CR29","doi-asserted-by":"crossref","unstructured":"Zha Y, Li J (2021) Hetero-vital: a virtualization stack for heterogeneous FPGA clusters. In: 2021 ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA). IEEE, pp 470\u2013483","DOI":"10.1109\/ISCA52012.2021.00044"},{"key":"7340_CR30","unstructured":"Crockett LH, Elliot RA, Enderwitz MA, Stewart RW (2014) The Zynq Book: Embedded Processing with the ARM Cortex-A9 on the Xilinx Zynq-7000 All Programmable SoC. Strathclyde Academic Media, ???"},{"key":"7340_CR31","unstructured":"Intel: Intel SoC FPGAs. [https:\/\/www.intel.com\/content\/www\/us\/en\/products\/programmable\/soc.html] . Accessed 01 Oct 2023"},{"key":"7340_CR32","doi-asserted-by":"crossref","unstructured":"Gravellier J, Dutertre J-M, Teglia Y, Loubet-Moundi P (2019) High-speed ring oscillator based sensors for remote side-channel attacks on FPGAs. In: 2019 International Conference on ReConFigurable Computing and FPGAs (ReConFig). IEEE, pp 1\u20138","DOI":"10.1109\/ReConFig48160.2019.8994789"},{"key":"7340_CR33","doi-asserted-by":"crossref","unstructured":"Glamo\u010danin O, Coulon L, Regazzoni F, Stojilovi\u0107 M (2020) Are cloud FPGAs really vulnerable to power analysis attacks? In: 2020 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, pp 1007\u20131010","DOI":"10.23919\/DATE48585.2020.9116481"},{"key":"7340_CR34","doi-asserted-by":"crossref","unstructured":"Zhao M, Suh GE (2018) FPGA-based remote power side-channel attacks. In: 2018 IEEE Symposium on Security and Privacy (SP). IEEE, pp 229\u2013244","DOI":"10.1109\/SP.2018.00049"},{"issue":"3","key":"7340_CR35","doi-asserted-by":"publisher","first-page":"58","DOI":"10.1109\/MDAT.2021.3063306","volume":"38","author":"F Schellenberg","year":"2021","unstructured":"Schellenberg F, Gnad DR, Moradi A, Tahoori MB (2021) An inside job: remote power analysis attacks on FPGas. IEEE Des Test 38(3):58\u201366","journal-title":"IEEE Des Test"},{"key":"7340_CR36","doi-asserted-by":"crossref","unstructured":"Ramesh C, Patil SB, Dhanuskodi SN, Provelengios G, Pillement S, Holcomb D, Tessier R (2018) FPGA side channel attacks without physical access. In: 2018 IEEE 26th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). IEEE, pp 45\u201352","DOI":"10.1109\/FCCM.2018.00016"},{"key":"7340_CR37","unstructured":"Ramesh C (2020) Crosstalk based side channel attacks in FPGAs"},{"issue":"3","key":"7340_CR38","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3322483","volume":"12","author":"I Giechaskiel","year":"2019","unstructured":"Giechaskiel I, Eguro K, Rasmussen KB (2019) Leakier wires: exploiting FPGA long wires for covert-and side-channel attacks. ACM Trans Reconfig Technol Syst(TRETS) 12(3):1\u201329","journal-title":"ACM Trans Reconfig Technol Syst(TRETS)"},{"key":"7340_CR39","doi-asserted-by":"crossref","unstructured":"Giechaskiel I, Rasmussen K, Szefer J (2019) Reading between the dies: Cross-SLR covert channels on multi-tenant cloud FPGAs. In: 2019 IEEE 37th International Conference on Computer Design (ICCD). IEEE, pp 1\u201310","DOI":"10.1109\/ICCD46524.2019.00010"},{"issue":"6","key":"7340_CR40","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3460229","volume":"26","author":"DR Gnad","year":"2021","unstructured":"Gnad DR, Nguyen CDK, Gillani SH, Tahoori MB (2021) Voltage-based covert channels using FPGAs. ACM Trans Des Autom Electron Syst(TODAES) 26(6):1\u201325","journal-title":"ACM Trans Des Autom Electron Syst(TODAES)"},{"key":"7340_CR41","doi-asserted-by":"crossref","unstructured":"Giechaskiel I, Rasmussen KB, Eguro K (2018) Leaky wires: information leakage and covert communication between FPGA long wires. In: Proceedings of the 2018 on Asia Conference on Computer and Communications Security, pp 15\u201327","DOI":"10.1145\/3196494.3196518"},{"key":"7340_CR42","doi-asserted-by":"crossref","unstructured":"Giechaskiel I, Tian S, Szefer J (2021) Cross-VM information leaks in FPGA-accelerated cloud environments. In: 2021 IEEE International Symposium on Hardware Oriented Security and Trust (HOST). IEEE, pp 91\u2013101","DOI":"10.1109\/HOST49136.2021.9702277"},{"key":"7340_CR43","doi-asserted-by":"crossref","unstructured":"Boutros A, Hall M, Papernot N, Betz V (2020) Neighbors from hell: voltage attacks against deep learning accelerators on multi-tenant FPGAs. In: 2020 International Conference on Field-Programmable Technology (ICFPT). IEEE, pp 103\u2013111","DOI":"10.1109\/ICFPT51103.2020.00023"},{"key":"7340_CR44","doi-asserted-by":"crossref","unstructured":"Alam MM, Tajik S, Ganji F, Tehranipoor M, Forte D (2019) Ram-Jam: remote temperature and voltage fault attack on FPGAs using memory collisions. In: 2019 Workshop on Fault Diagnosis and Tolerance in Cryptography (FDTC). IEEE, pp 48\u201355","DOI":"10.1109\/FDTC.2019.00015"},{"issue":"3","key":"7340_CR45","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3328222","volume":"12","author":"J Krautter","year":"2019","unstructured":"Krautter J, Gnad DR, Tahoori MB (2019) Mitigating electrical-level attacks towards secure multi-tenant FPGAs in the cloud. ACM Trans Reconfig Technol Syst (TRETS) 12(3):1\u201326","journal-title":"ACM Trans Reconfig Technol Syst (TRETS)"},{"key":"7340_CR46","doi-asserted-by":"crossref","unstructured":"Standaert F-X, Oldenzeel L, Samyde D, Quisquater J-J (2003) Power analysis of FPGAs: How practical is the attack? In: Field Programmable Logic and Application: 13th International Conference, FPL 2003, Lisbon, Portugal, September 1-3, 2003 Proceedings 13. Springer, pp 701\u2013710","DOI":"10.1007\/978-3-540-45234-8_68"},{"key":"7340_CR47","doi-asserted-by":"crossref","unstructured":"\u00d6rs SB, Oswald E, Preneel B (2003) Power-analysis attacks on an FPGA\u2013first experimental results. In: Cryptographic Hardware and Embedded Systems-CHES 2003: 5th International Workshop, Cologne, Germany, September 8\u201310, 2003. Proceedings 5. Springer, pp 35\u201350","DOI":"10.1007\/978-3-540-45238-6_4"},{"key":"7340_CR48","doi-asserted-by":"crossref","unstructured":"Kadir SA, Sasongko A, Zulkifli M (2011) Simple power analysis attack against elliptic curve cryptography processor on FPGA implementation. In: Proceedings of the 2011 International Conference on Electrical Engineering and Informatics. IEEE, pp 1\u20134","DOI":"10.1109\/ICEEI.2011.6021757"},{"key":"7340_CR49","doi-asserted-by":"publisher","first-page":"5","DOI":"10.1007\/s13389-011-0006-y","volume":"1","author":"P Kocher","year":"2011","unstructured":"Kocher P, Jaffe J, Jun B, Rohatgi P (2011) Introduction to differential power analysis. J Cryptogr Eng 1:5\u201327","journal-title":"J Cryptogr Eng"},{"issue":"1","key":"7340_CR50","doi-asserted-by":"publisher","first-page":"12","DOI":"10.1504\/IJITST.2012.045161","volume":"4","author":"M Masoumi","year":"2012","unstructured":"Masoumi M (2012) Differential power analysis: a serious threat for FPGA security. Int J Internet Technol Secur Trans 4(1):12\u201325","journal-title":"Int J Internet Technol Secur Trans"},{"issue":"3","key":"7340_CR51","doi-asserted-by":"publisher","first-page":"583","DOI":"10.1016\/j.future.2010.12.006","volume":"28","author":"D Zissis","year":"2012","unstructured":"Zissis D, Lekkas D (2012) Addressing cloud computing security issues. Fut Gener Comput Syst 28(3):583\u2013592","journal-title":"Fut Gener Comput Syst"},{"key":"7340_CR52","doi-asserted-by":"crossref","unstructured":"Piret G, Quisquater J-J (2003) A differential fault attack technique against SPN structures, with application to the AES and Khazad. In: Cryptographic Hardware and Embedded Systems-CHES 2003: 5th International Workshop, Cologne, Germany, September 8\u201310, 2003. Proceedings 5. Springer, pp 77\u201388","DOI":"10.1007\/978-3-540-45238-6_7"},{"key":"7340_CR53","doi-asserted-by":"crossref","unstructured":"Moradi A, Shalmani MTM, Salmasizadeh M (2006) A generalized method of differential fault attack against AES cryptosystem. In: Cryptographic Hardware and Embedded Systems-CHES 2006: 8th International Workshop, Yokohama, Japan, October 10-13, 2006. Proceedings 8. Springer, pp 91\u2013100","DOI":"10.1007\/11894063_8"},{"key":"7340_CR54","doi-asserted-by":"crossref","unstructured":"Klix S, Albartus N, Speith J, Staat P, Verstege A, Wilde A, Lammers D, Langheinrich J, Kison C, Sester-Wehle S et al (2024) Stealing maggie\u2019s secrets-on the challenges of IP theft through FPGA reverse engineering. In: Proceedings of the 2024 on ACM SIGSAC Conference on Computer and Communications Security, pp 3391\u20133405","DOI":"10.1145\/3658644.3690235"},{"key":"7340_CR55","doi-asserted-by":"crossref","unstructured":"Giechaskiel I, Rasmussen KB, Szefer J (2019) Measuring long wire leakage with ring oscillators in cloud FPGAs. In: 2019 29th International Conference on Field Programmable Logic and Applications (FPL). IEEE, pp 45\u201350","DOI":"10.1109\/FPL.2019.00017"},{"key":"7340_CR56","doi-asserted-by":"crossref","unstructured":"Gnad DR, Rapp S, Krautter J, Tahoori MB (2018) Checking for electrical level security threats in bitstreams for multi-tenant FPGAs. In: 2018 International Conference on Field-Programmable Technology (FPT). IEEE, pp 286\u2013289","DOI":"10.1109\/FPT.2018.00055"},{"issue":"3","key":"7340_CR57","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3402937","volume":"13","author":"TM La","year":"2020","unstructured":"La TM, Matas K, Grunchevski N, Pham KD, Koch D (2020) FPGAdefender: malicious self-oscillator scanning for Xilinx Ultrascale+ FPGAs. ACM Trans Reconfig Technol Syst (TRETS) 13(3):1\u201331","journal-title":"ACM Trans Reconfig Technol Syst (TRETS)"},{"key":"7340_CR58","doi-asserted-by":"crossref","unstructured":"Ishai Y, Sahai A, Wagner D (2003) Private circuits: securing hardware against probing attacks. In: Advances in Cryptology-CRYPTO 2003: 23rd Annual International Cryptology Conference, Santa Barbara, California, USA, August 17-21, 2003. Proceedings 23. Springer, pp 463\u2013481","DOI":"10.1007\/978-3-540-45146-4_27"},{"key":"7340_CR59","doi-asserted-by":"crossref","unstructured":"Kamoun N, Bossuet L, Ghazel A (2009) Correlated power noise generator as a low cost DPA countermeasures to secure hardware AES cipher. In: 2009 3rd International Conference on Signals, Circuits and Systems (SCS). IEEE, pp 1\u20136","DOI":"10.1109\/ICSCS.2009.5412604"},{"key":"7340_CR60","doi-asserted-by":"crossref","unstructured":"Luo Y, Xu X (2019) Hill: a hardware isolation framework against information leakage on multi-tenant FPGA long-wires. In: 2019 International Conference on Field-Programmable Technology (ICFPT). IEEE, pp 331\u2013334","DOI":"10.1109\/ICFPT47387.2019.00060"},{"key":"7340_CR61","doi-asserted-by":"crossref","unstructured":"Seifoori Z, Mirzargar SS, Stojilovi\u0107 M (2020) Closing leaks: routing against crosstalk side-channel attacks. In: Proceedings of the 2020 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays, pp 197\u2013203","DOI":"10.1145\/3373087.3375319"},{"key":"7340_CR62","doi-asserted-by":"crossref","unstructured":"Provelengios G, Holcomb D, Tessier R (2019) Characterizing power distribution attacks in multi-user FPGA environments. In: 2019 29th International Conference on Field Programmable Logic and Applications (FPL). IEEE, pp 194\u2013201","DOI":"10.1109\/FPL.2019.00038"},{"key":"7340_CR63","doi-asserted-by":"crossref","unstructured":"Mirzargar SS, Renault G, Guerrieri A, Stojilovi\u0107 M (2020) Nonintrusive and adaptive monitoring for locating voltage attacks in virtualized FPGAs. Cryptology ePrint Archive","DOI":"10.1109\/ICFPT51103.2020.00050"},{"key":"7340_CR64","unstructured":"Bahmani R, Brasser F, Dessouky G, Jauernig P, Klimmek M, Sadeghi A-R, Stapf E (2021) $$\\{$$CURE$$\\}$$: a security architecture with $$\\{$$CUstomizable$$\\}$$ and resilient enclaves. In: 30th USENIX Security Symposium (USENIX Security 21), pp 1073\u20131090"},{"key":"7340_CR65","doi-asserted-by":"crossref","unstructured":"Schneider M, Dhar A, Puddu I, Kostiainen K, \u010capkun S (2022) Composite enclaves: towards disaggregated trusted execution. IACR Trans Cryptogr Hardw Embed Syst, 630\u2013656","DOI":"10.46586\/tches.v2022.i1.630-656"},{"key":"7340_CR66","doi-asserted-by":"crossref","unstructured":"Zhao M, Gao M, Kozyrakis C (2022) Shef: Shielded enclaves for cloud FPGAs. In: Proceedings of the 27th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, pp 1070\u20131085","DOI":"10.1145\/3503222.3507733"},{"key":"7340_CR67","doi-asserted-by":"crossref","unstructured":"Lee D, Kohlbrenner D, Shinde S, Asanovi\u0107 K, Song D (2020) Keystone: an open framework for architecting trusted execution environments. In: Proceedings of the Fifteenth European Conference on Computer Systems, pp 1\u201316","DOI":"10.1145\/3342195.3387532"},{"key":"7340_CR68","doi-asserted-by":"crossref","unstructured":"Hategekimana F, Mbongue JM, Pantho MJH, Bobda C (2018) Secure hardware kernels execution in CPU+ FPGA heterogeneous cloud. In: 2018 International Conference on Field-Programmable Technology (FPT). IEEE, pp 182\u2013189","DOI":"10.1109\/FPT.2018.00035"},{"key":"7340_CR69","doi-asserted-by":"crossref","unstructured":"Mbongue JM, Shuping A, Bhowmik P, Bobda C (2020) Architecture support for FPGA multi-tenancy in the cloud. In: 2020 IEEE 31st International Conference on Application-specific Systems, Architectures and Processors (ASAP)","DOI":"10.1109\/ASAP49362.2020.00030"},{"key":"7340_CR70","doi-asserted-by":"publisher","first-page":"51313","DOI":"10.1109\/ACCESS.2021.3069223","volume":"9","author":"H Oh","year":"2021","unstructured":"Oh H, Nam K, Jeon S, Cho Y, Paek Y (2021) Meetgo: a trusted execution environment for remote applications on FPGA. IEEE Access 9:51313\u201351324","journal-title":"IEEE Access"},{"key":"7340_CR71","doi-asserted-by":"crossref","unstructured":"Xia K, Luo Y, Xu X, Wei S (2021) SGX-FPGA: trusted execution environment for CPU-FPGA heterogeneous architecture. In: 2021 58th ACM\/IEEE Design Automation Conference (DAC). IEEE, pp 301\u2013306","DOI":"10.1109\/DAC18074.2021.9586207"},{"key":"7340_CR72","doi-asserted-by":"crossref","unstructured":"Abdel-Hamid AT, Tahar S, Aboulhamid EM (2003) IP watermarking techniques: survey and comparison. In: The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, 2003. Proceedings. IEEE, pp 60\u201365","DOI":"10.1109\/IWSOC.2003.1213006"},{"issue":"6","key":"7340_CR73","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3342099","volume":"24","author":"K Shamsi","year":"2019","unstructured":"Shamsi K, Li M, Plaks K, Fazzari S, Pan DZ, Jin Y (2019) IP protection and supply chain security through logic obfuscation: a systematic overview. ACM Trans Des Autom Electron Syst (TODAES) 24(6):1\u201336","journal-title":"ACM Trans Des Autom Electron Syst (TODAES)"},{"key":"7340_CR74","doi-asserted-by":"crossref","unstructured":"Kepa K, Morgan F, Kosciuszkiewicz K, Surmacz T (2008) Serecon: A secure dynamic partial reconfiguration controller. In: 2008 IEEE Computer Society Annual Symposium on VLSI. IEEE, pp 292\u2013297","DOI":"10.1109\/ISVLSI.2008.61"},{"issue":"1","key":"7340_CR75","doi-asserted-by":"publisher","first-page":"98","DOI":"10.1109\/TIFS.2011.2169667","volume":"7","author":"R Maes","year":"2011","unstructured":"Maes R, Schellekens D, Verbauwhede I (2011) A pay-per-use licensing scheme for hardware IP cores in recent SRAM-based FPGAs. IEEE Trans Inf Forensics Secur 7(1):98\u2013108","journal-title":"IEEE Trans Inf Forensics Secur"},{"issue":"11","key":"7340_CR76","doi-asserted-by":"publisher","first-page":"1893","DOI":"10.1109\/TIFS.2014.2355043","volume":"9","author":"L Zhang","year":"2014","unstructured":"Zhang L, Chang C-H (2014) A pragmatic per-device licensing scheme for hardware IP cores on SRAM-based FPGAs. IEEE Trans Inf Forensics Secur 9(11):1893\u20131905","journal-title":"IEEE Trans Inf Forensics Secur"},{"key":"7340_CR77","doi-asserted-by":"publisher","first-page":"2548","DOI":"10.1109\/TIFS.2021.3058777","volume":"16","author":"N Khan","year":"2021","unstructured":"Khan N, Nitzsche S, L\u00f3pez AG, Becker J (2021) Utilizing and extending trusted execution environment in heterogeneous SoCs for a pay-per-device IP licensing scheme. IEEE Trans Inf Forensics Secur 16:2548\u20132563","journal-title":"IEEE Trans Inf Forensics Secur"},{"key":"7340_CR78","doi-asserted-by":"crossref","unstructured":"Mandebi\u00a0Mbongue J, Saha SK, Bobda C (2021) Domain isolation in FPGA-accelerated cloud and data center applications. In: Proceedings of the 2021 on Great Lakes Symposium on VLSI, pp 283\u2013288","DOI":"10.1145\/3453688.3461527"},{"key":"7340_CR79","doi-asserted-by":"publisher","first-page":"43","DOI":"10.1016\/j.micpro.2018.10.001","volume":"64","author":"T Hiscock","year":"2019","unstructured":"Hiscock T, Savry O, Goubin L (2019) Lightweight instruction-level encryption for embedded processors using stream ciphers. Microprocess Microsyst 64:43\u201352","journal-title":"Microprocess Microsyst"},{"issue":"20","key":"7340_CR80","doi-asserted-by":"publisher","first-page":"3361","DOI":"10.3390\/electronics11203361","volume":"11","author":"J L\u00e1zaro","year":"2022","unstructured":"L\u00e1zaro J, Astarloa A, Muguira L, Bidarte U, Jim\u00e9nez J (2022) Encryption AXI transaction core for enhanced FPGA security. Electronics 11(20):3361","journal-title":"Electronics"},{"key":"7340_CR81","doi-asserted-by":"crossref","unstructured":"Zick KM, Srivastav M, Zhang W, French M (2013) Sensing nanosecond-scale voltage attacks and natural transients in FPGAs. In: Proceedings of the ACM\/SIGDA International Symposium on Field Programmable Gate Arrays, pp 101\u2013104","DOI":"10.1145\/2435264.2435283"},{"issue":"11","key":"7340_CR82","doi-asserted-by":"publisher","first-page":"640","DOI":"10.1049\/el.2019.0163","volume":"55","author":"T Sugawara","year":"2019","unstructured":"Sugawara T, Sakiyama K, Nashimoto S, Suzuki D, Nagatsuka T (2019) Oscillator without a combinatorial loop and its threat to FPGA in data centre. Electron Lett 55(11):640\u2013642","journal-title":"Electron Lett"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-025-07340-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11227-025-07340-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-025-07340-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T11:06:52Z","timestamp":1747825612000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11227-025-07340-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,21]]},"references-count":82,"journal-issue":{"issue":"8","published-online":{"date-parts":[[2025,6]]}},"alternative-id":["7340"],"URL":"https:\/\/doi.org\/10.1007\/s11227-025-07340-5","relation":{},"ISSN":["1573-0484"],"issn-type":[{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,5,21]]},"assertion":[{"value":"23 April 2025","order":1,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"21 May 2025","order":2,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare no competing interests.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}],"article-number":"871"}}