{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,31]],"date-time":"2025-05-31T04:09:36Z","timestamp":1748664576120,"version":"3.41.0"},"reference-count":32,"publisher":"Springer Science and Business Media LLC","issue":"8","license":[{"start":{"date-parts":[[2025,5,30]],"date-time":"2025-05-30T00:00:00Z","timestamp":1748563200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2025,5,30]],"date-time":"2025-05-30T00:00:00Z","timestamp":1748563200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"DOI":"10.1007\/s11227-025-07434-0","type":"journal-article","created":{"date-parts":[[2025,5,30]],"date-time":"2025-05-30T17:14:17Z","timestamp":1748625257000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Precise characterization of coherence activity in multicores using gem5"],"prefix":"10.1007","volume":"81","author":[{"given":"Joaqu\u00edn","family":"Ferrer","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Juan M.","family":"Cebrian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ricardo","family":"Fern\u00e1ndez-Pascual","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manuel E.","family":"Acacio","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2025,5,30]]},"reference":[{"key":"7434_CR1","unstructured":"Lowe-Power J, Ahmad AM, Akram A, Alian M, Amslinger R, Andreozzi M, Armejach A, Asmussen N, Beckmann B, Bharadwaj S, Black G, Bloom G, Bruce BR, Carvalho DR, Castrillon J, Chen L, Derumigny N, Diestelhorst S, Elsasser W, Escuin C, Fariborz M, Farmahini-Farahani A, Fotouhi P, Gambord R, Gandhi J, Gope D, Grass T, Gutierrez A, Hanindhito B, Hansson A, Haria S, Harris A, Hayes T, Herrera A, Horsnell M, Jafri SAR, Jagtap R, Jang H, Jeyapaul R, Jones TM, Jung M, Kannoth S, Khaleghzadeh H, Kodama Y, Krishna T, Marinelli T, Menard C, Mondelli A, Moreto M, M\u00fcck T, Naji O, Nathella K, Nguyen H, Nikoleris N, Olson LE, Orr M, Pham B, Prieto P, Reddy T, Roelke A, Samani M, Sandberg A, Setoain J, Shingarov B, Sinclair MD, Ta T, Thakur R, Travaglini G, Upton M, Vaish N, Vougioukas I, Wang W, Wang Z, Wehn N, Weis C, Wood DA, Yoon H, Zulian F (2020) The gem5 simulator: version 20.0+. https:\/\/arxiv.org\/abs\/2007.03152"},{"key":"7434_CR2","doi-asserted-by":"publisher","unstructured":"Yasin A (2014) A top-down method for performance analysis and counters architecture. In: 2014 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), pp 35\u201344. https:\/\/doi.org\/10.1109\/ISPASS.2014.6844459","DOI":"10.1109\/ISPASS.2014.6844459"},{"issue":"2","key":"7434_CR3","doi-asserted-by":"publisher","first-page":"40","DOI":"10.1109\/2.982915","volume":"35","author":"CJ Hughes","year":"2002","unstructured":"Hughes CJ, Pai VS, Ranganathan P, Adve SV (2002) Rsim: simulating shared-memory multiprocessors with ilp processors. Computer 35(2):40\u201349. https:\/\/doi.org\/10.1109\/2.982915","journal-title":"Computer"},{"key":"7434_CR4","doi-asserted-by":"publisher","unstructured":"Kaxiras S, Young C (2000) Coherence communication prediction in shared-memory multiprocessors. In: Proceedings Sixth International Symposium on High-Performance Computer Architecture. HPCA-6 (Cat. No.PR00550), pp 156\u2013167. https:\/\/doi.org\/10.1109\/HPCA.2000.824347","DOI":"10.1109\/HPCA.2000.824347"},{"key":"7434_CR5","doi-asserted-by":"publisher","unstructured":"Acacio ME, Gonz\u00e1lez J, Garc\u00eda JM, Duato J (2001) A new scalable directory architecture for large-scale multiprocessors. In: 7th International Symposium on High-Performance Computer Architecture (HPCA), pp 97\u2013106. https:\/\/doi.org\/10.1109\/HPCA.2001.903255","DOI":"10.1109\/HPCA.2001.903255"},{"issue":"3","key":"7434_CR6","doi-asserted-by":"publisher","first-page":"475","DOI":"10.1145\/2508148.2485963","volume":"41","author":"D Sanchez","year":"2013","unstructured":"Sanchez D, Kozyrakis C (2013) Zsim: fast and accurate microarchitectural simulation of thousand-core systems. SIGARCH Comput Archit News 41(3):475\u2013486. https:\/\/doi.org\/10.1145\/2508148.2485963","journal-title":"SIGARCH Comput Archit News"},{"key":"7434_CR7","doi-asserted-by":"publisher","unstructured":"Sanchez D, Kozyrakis C (2012) SCD: A scalable coherence directory with flexible sharer set encoding. In: 18th International Symposium on High-Performance Computer Architecture (HPCA), pp 129\u2013140. https:\/\/doi.org\/10.1109\/HPCA.2012.6168950","DOI":"10.1109\/HPCA.2012.6168950"},{"issue":"4","key":"7434_CR8","doi-asserted-by":"publisher","first-page":"92","DOI":"10.1145\/1105734.1105747","volume":"33","author":"MMK Martin","year":"2005","unstructured":"Martin MMK, Sorin DJ, Beckmann BM, Marty MR, Xu M, Alameldeen AR, Moore KE, Hill MD, Wood DA (2005) Multifacet\u2019s general execution-driven multiprocessor simulator (GEMS) toolset. ACM SIGARCH Comput Archit News 33(4):92\u201399. https:\/\/doi.org\/10.1145\/1105734.1105747","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"7434_CR9","doi-asserted-by":"publisher","unstructured":"Magnusson PS, Christensson M, Eskilson J, Forsgren D, Hallberg G, Hogberg J, Larsson F, Moestedt A, Werner B (2002) Simics: a full system simulation platform. IEEE Comput 35(2):50\u201358. https:\/\/doi.org\/10.1109\/2.982916","DOI":"10.1109\/2.982916"},{"key":"7434_CR10","doi-asserted-by":"publisher","unstructured":"Martin MMK, Hill MD, Wood DA (2003) Token coherence: decoupling performance and correctness. In: 30th International Symposium on Computer Architecture (ISCA), pp 182\u2013193. https:\/\/doi.org\/10.1145\/871656.859640","DOI":"10.1145\/871656.859640"},{"key":"7434_CR11","doi-asserted-by":"publisher","unstructured":"Marty MR, Bingham JD, Hill MD, Hu AJ, Martin MMK, Wood DA (2005) Improving multiple-CMP systems using token coherence. In: 11th International Symposium on High-Performance Computer Architecture (HPCA), pp 328\u2013339. https:\/\/doi.org\/10.1109\/HPCA.2005.17","DOI":"10.1109\/HPCA.2005.17"},{"key":"7434_CR12","doi-asserted-by":"publisher","unstructured":"Fern\u00e1ndez-Pascual R, Garc\u00eda JM, Acacio ME, Duato J (2007) A low overhead fault tolerant coherence protocol for CMP architectures. In: 13th International Symposium on High-Performance Computer Architecture (HPCA), pp 157\u2013168. https:\/\/doi.org\/10.1109\/HPCA.2007.346194","DOI":"10.1109\/HPCA.2007.346194"},{"key":"7434_CR13","doi-asserted-by":"crossref","unstructured":"Cuesta B, Ros A, G\u00f3mez ME, Robles A, Duato J (2011) Increasing the effectiveness of directory caches by deactivating coherence for private memory blocks. In: 38th International Symposium on Computer Architecture (ISCA), pp 93\u2013103","DOI":"10.1145\/2000064.2000076"},{"issue":"4","key":"7434_CR14","doi-asserted-by":"publisher","first-page":"52","DOI":"10.1109\/MM.2006.82","volume":"26","author":"NL Binkert","year":"2006","unstructured":"Binkert NL, Dreslinski RG, Hsu LR, Lim KT, Saidi AG, Reinhardt SK (2006) The m5 simulator: Modeling networked systems. IEEE Micro 26(4):52\u201360. https:\/\/doi.org\/10.1109\/MM.2006.82","journal-title":"IEEE Micro"},{"key":"7434_CR15","doi-asserted-by":"publisher","unstructured":"Carlson TE, Heirman W, Eeckhout L (2011) Sniper: Exploring the level of abstraction for scalable and accurate parallel multi-core simulations. In: Conference on Supercomputing (SC), pp 52\u201315212. https:\/\/doi.org\/10.1145\/2063384.2063454","DOI":"10.1145\/2063384.2063454"},{"key":"7434_CR16","doi-asserted-by":"publisher","unstructured":"Miller JE, Kasture H, Kurian G, Gruenwald C, Beckmann N, Celio C, Eastep J, Agarwal A (2010) Graphite: a distributed parallel simulator for multicores. In: HPCA - 16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture, pp 1\u201312. https:\/\/doi.org\/10.1109\/HPCA.2010.5416635","DOI":"10.1109\/HPCA.2010.5416635"},{"key":"7434_CR17","doi-asserted-by":"publisher","unstructured":"Gutierrez A, Pusdesris J, Dreslinski RG, Mudge T, Sudanthi C, Emmons CD, Hayenga M, Paver N (2014) Sources of error in full-system simulation. ISPASS 2014\u2014IEEE International Symposium on Performance Analysis of Systems and Software, pp 13\u201322. https:\/\/doi.org\/10.1109\/ISPASS.2014.6844457","DOI":"10.1109\/ISPASS.2014.6844457"},{"key":"7434_CR18","doi-asserted-by":"publisher","unstructured":"Butko A, Garibotti R, Ost L, Sassatelli G (2012) Accuracy evaluation of GEM5 simulator system. ReCoSoC 2012\u20147th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip, Proceedings. https:\/\/doi.org\/10.1109\/ReCoSoC.2012.6322869","DOI":"10.1109\/ReCoSoC.2012.6322869"},{"key":"7434_CR19","doi-asserted-by":"crossref","unstructured":"Akram A, Sawalha L (2016) A comparison of x86 computer architecture simulators. https:\/\/api.semanticscholar.org\/CorpusID:12104824","DOI":"10.1109\/ICCD.2016.7753351"},{"key":"7434_CR20","doi-asserted-by":"publisher","unstructured":"Walker M, Bischoff S, Diestelhorst S, Merrett G, Al-Hashimi B (2018) Hardware-validated cpu performance and energy modelling. In: 2018 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), pp 44\u201353. https:\/\/doi.org\/10.1109\/ISPASS.2018.00013","DOI":"10.1109\/ISPASS.2018.00013"},{"key":"7434_CR21","doi-asserted-by":"publisher","first-page":"832","DOI":"10.1016\/j.future.2020.06.035","volume":"112","author":"JM Cebrian","year":"2020","unstructured":"Cebrian JM, Barredo A, Caminal H, Moret\u00f3 M, Casas M, Valero M (2020) Semi-automatic validation of cycle-accurate simulation infrastructures: the case for gem5-x86. Fut Gen Comput Syst 112:832\u2013847. https:\/\/doi.org\/10.1016\/j.future.2020.06.035","journal-title":"Fut Gen Comput Syst"},{"key":"7434_CR22","doi-asserted-by":"publisher","unstructured":"Censier LM, Feautrier P (1978) A new solution to coherence problems in multicache systems. IEEE Trans Comput (TC) 27(12):1112\u20131118. https:\/\/doi.org\/10.1109\/TC.1978.1675013","DOI":"10.1109\/TC.1978.1675013"},{"key":"7434_CR23","doi-asserted-by":"publisher","unstructured":"Goodman JR (1983) Using cache memory to reduce processor-memory traffic. In: 10th International Symposium on Computer Architecture (ISCA), pp 124\u2013131. https:\/\/doi.org\/10.1145\/800046.801647","DOI":"10.1145\/800046.801647"},{"key":"7434_CR24","doi-asserted-by":"publisher","unstructured":"Gupta A, Weber W-D, Mowry TC (1990) Reducing memory traffic requirements for scalable directory-based cache coherence schemes. In: 19th International Conference on Parallel Processing (ICPP), pp 312\u2013321. https:\/\/doi.org\/10.1007\/978-1-4615-3604-8_9","DOI":"10.1007\/978-1-4615-3604-8_9"},{"key":"7434_CR25","unstructured":"Chips, Cheese: Microbenchmars GitHub repository. https:\/\/github.com\/ChipsandCheese\/Microbenchmarks"},{"key":"7434_CR26","doi-asserted-by":"publisher","unstructured":"Agarwal A, Simoni R, Hennessy JL, Horowitz MA (1988) An evaluation of directory schemes for cache coherence. In: 15th International Symposium on Computer Architecture (ISCA), pp 280\u2013289.https:\/\/doi.org\/10.1145\/633625.52432","DOI":"10.1145\/633625.52432"},{"key":"7434_CR27","doi-asserted-by":"publisher","unstructured":"Bharadwaj S, Yin J, Beckmann B, Krishna T (2020) Kite: a family of heterogeneous interposer topologies enabled via accurate interconnect modeling. In: 2020 57th ACM\/IEEE Design Automation Conference (DAC), pp 1\u20136. https:\/\/doi.org\/10.1109\/DAC18072.2020.9218539","DOI":"10.1109\/DAC18072.2020.9218539"},{"key":"7434_CR28","doi-asserted-by":"publisher","unstructured":"Agarwal N, Krishna T, Peh L-S, Jha NK (2009) Garnet: a detailed on-chip network model inside a full-system simulator. In: 2009 IEEE International Symposium on Performance Analysis of Systems and Software, pp 33\u201342. https:\/\/doi.org\/10.1109\/ISPASS.2009.4919636","DOI":"10.1109\/ISPASS.2009.4919636"},{"key":"7434_CR29","unstructured":"Chips, Cheese: Popping the Hood on Golden Cove. https:\/\/chipsandcheese.com\/2021\/12\/02\/popping-the-hood-on-golden-cove\/"},{"key":"7434_CR30","unstructured":"Fog A (2018) Instruction Tables. Instruction latencies, throughputs and micro-operation breakdowns. http:\/\/www.agner.org\/optimize\/instruction_tables.pdf"},{"key":"7434_CR31","doi-asserted-by":"publisher","unstructured":"Sakalis C, Leonardsson C, Kaxiras S, Ros A (2016) Splash-3: a properly synchronized benchmark suite for contemporary research. In: 2016 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), pp 101\u2013111. https:\/\/doi.org\/10.1109\/ISPASS.2016.7482078","DOI":"10.1109\/ISPASS.2016.7482078"},{"key":"7434_CR32","doi-asserted-by":"publisher","unstructured":"Woo SC, Ohara M, Torrie E, Singh JP, Gupta A (1995) The SPLASH-2 programs: Characterization and methodological considerations. In: 22nd International Symposium on Computer Architecture (ISCA), pp 24\u201336. https:\/\/doi.org\/10.1109\/ISCA.1995.524546","DOI":"10.1109\/ISCA.1995.524546"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-025-07434-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11227-025-07434-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-025-07434-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,30]],"date-time":"2025-05-30T17:14:20Z","timestamp":1748625260000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11227-025-07434-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,30]]},"references-count":32,"journal-issue":{"issue":"8","published-online":{"date-parts":[[2025,6]]}},"alternative-id":["7434"],"URL":"https:\/\/doi.org\/10.1007\/s11227-025-07434-0","relation":{},"ISSN":["1573-0484"],"issn-type":[{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,5,30]]},"assertion":[{"value":"11 May 2025","order":1,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"30 May 2025","order":2,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}],"article-number":"935"}}