{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,28]],"date-time":"2026-02-28T11:02:16Z","timestamp":1772276536952,"version":"3.50.1"},"reference-count":43,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2026,1,29]],"date-time":"2026-01-29T00:00:00Z","timestamp":1769644800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2026,1,29]],"date-time":"2026-01-29T00:00:00Z","timestamp":1769644800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"DOI":"10.1007\/s11227-025-08220-8","type":"journal-article","created":{"date-parts":[[2026,1,29]],"date-time":"2026-01-29T13:18:45Z","timestamp":1769692725000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["High-performance and low-power quantum-dot-based multiply\u2013accumulate design for next-generation supercomputing platforms"],"prefix":"10.1007","volume":"82","author":[{"given":"Seyed-Sajad","family":"Ahmadpour","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Muhammad","family":"Zohaib","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hadi","family":"Rasmi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nima","family":"Jafari Navimipour","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2026,1,29]]},"reference":[{"issue":"8","key":"8220_CR1","first-page":"22","volume":"4","author":"S Gathu","year":"2024","unstructured":"Gathu S (2024) High-performance computing and big data: emerging trends in advanced computing systems for data-intensive applications. J Adv Comput Syst 4(8):22\u201335","journal-title":"J Adv Comput Syst"},{"key":"8220_CR2","unstructured":"Baker RJ, (2019) CMOS: circuit design, layout, and simulation. John Wiley & Sons"},{"issue":"3","key":"8220_CR3","doi-asserted-by":"publisher","first-page":"369","DOI":"10.1147\/rd.443.0369","volume":"44","author":"RD Isaac","year":"2000","unstructured":"Isaac RD (2000) The future of CMOS technology. IBM J Res Dev 44(3):369\u2013378","journal-title":"IBM J Res Dev"},{"key":"8220_CR4","doi-asserted-by":"crossref","unstructured":"Seshan K, (2018) Limits and hurdles to continued CMOS scaling, In: Handbook of Thin Film Deposition: Elsevier, pp. 19\u201341","DOI":"10.1016\/B978-0-12-812311-9.00002-5"},{"key":"8220_CR5","doi-asserted-by":"crossref","unstructured":"Lent CS, Tougaw PD, and Porod W, (1994) Quantum cellular automata: the physics of computing with arrays of quantum dot molecules, In: Proceedings Workshop on Physics and Computation. PhysComp'94 : IEEE, pp. 5\u201313","DOI":"10.1109\/PHYCMP.1994.363705"},{"issue":"1","key":"8220_CR6","doi-asserted-by":"publisher","first-page":"18","DOI":"10.2174\/1573413717666210301111822","volume":"18","author":"SF Naz","year":"2022","unstructured":"Naz SF, Riyaz S, Sharma VK (2022) A review of QCA nanotechnology as an alternate to CMOS. Curr Nanosci 18(1):18\u201330","journal-title":"Curr Nanosci"},{"key":"8220_CR7","unstructured":"Khan A and Arya R, (2022) High performance nanocomparator: a quantum dot cellular automata-based approach, J Supercomput pp. 1\u201317"},{"issue":"1","key":"8220_CR8","doi-asserted-by":"publisher","first-page":"34","DOI":"10.1109\/TCAD.2007.907020","volume":"27","author":"V Vankamamidi","year":"2007","unstructured":"Vankamamidi V, Ottavi M, Lombardi F (2007) Two-dimensional schemes for clocking\/timing of QCA circuits. IEEE Trans Comput Aided Des Integr Circuits Syst 27(1):34\u201344","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"issue":"5","key":"8220_CR9","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/s10586-024-05073-3","volume":"28","author":"M Zohaib","year":"2025","unstructured":"Zohaib M, Navimipour NJ, Aydemir MT, Ahmadpour S-S (2025) A nano-scale design of arithmetic and logic unit for energy-efficient signal processing devices based on a quantum-based technology. Cluster Comput 28(5):1\u201325","journal-title":"Cluster Comput"},{"key":"8220_CR10","doi-asserted-by":"publisher","DOI":"10.1016\/j.nancom.2022.100412","volume":"34","author":"S-S Ahmadpour","year":"2022","unstructured":"Ahmadpour S-S et al (2022) An efficient and energy-aware design of a novel nano-scale reversible adder using a quantum-based platform. Nano Commun Netw 34:100412","journal-title":"Nano Commun Netw"},{"key":"8220_CR11","doi-asserted-by":"publisher","DOI":"10.1016\/j.nancom.2024.100523","volume":"41","author":"S-S Ahmadpour","year":"2024","unstructured":"Ahmadpour S-S et al (2024) Design and implementation of a nano-scale high-speed multiplier for signal processing applications. Nano Commun Netw 41:100523","journal-title":"Nano Commun Netw"},{"key":"8220_CR12","doi-asserted-by":"crossref","unstructured":"Mule PC, and Mande S, (2023) Design and performance analysis of FPGA based DPU using MAC Unit, In: 2023 IEEE 8th International Conference for Convergence in Technology (I2CT), IEEE, pp. 1\u20136","DOI":"10.1109\/I2CT57861.2023.10126363"},{"issue":"4","key":"8220_CR13","doi-asserted-by":"publisher","first-page":"534","DOI":"10.1049\/iet-cds.2018.5196","volume":"13","author":"I Gassoumi","year":"2019","unstructured":"Gassoumi I, Touil L, Ouni B (2019) Design of efficient quantum Dot cellular automata (QCA) multiply accumulate (MAC) unit with power dissipation analysis. IET Circuits Devices Syst 13(4):534\u2013543","journal-title":"IET Circuits Devices Syst"},{"key":"8220_CR14","doi-asserted-by":"crossref","unstructured":"Gassoumi I, Touil l, and Ouni B, (2018) Design of efficient quantum-dot cellular automata (QCA) MAC Unit, In: 2018 30th International Conference on Microelectronics (ICM): IEEE, pp. 1\u20134","DOI":"10.1109\/ICM.2018.8704115"},{"key":"8220_CR15","doi-asserted-by":"crossref","unstructured":"Kumar MS, Kumar DA, and Samundiswary P, (2014) Design and performance analysis of Multiply-Accumulate (MAC) unit, In: 2014 International Conference on Circuits, Power and Computing Technologies [ICCPCT-2014], IEEE, pp. 1084\u20131089","DOI":"10.1109\/ICCPCT.2014.7054782"},{"issue":"3","key":"8220_CR16","doi-asserted-by":"publisher","first-page":"703","DOI":"10.1109\/JETCAS.2022.3202043","volume":"12","author":"A Mamdouh","year":"2022","unstructured":"Mamdouh A, Mjema M, Yemiscioglu G, Kondo S, Muhtaroglu A (2022) Design of efficient AI accelerator building blocks in Quantum-Dot Cellular Automata (QCA). IEEE J Emer Sel Topics Circ Syst 12(3):703\u2013712","journal-title":"IEEE J Emer Sel Topics Circ Syst"},{"key":"8220_CR17","doi-asserted-by":"crossref","unstructured":"Vamsi HSR, Reddy KS, Babu C, and Murty N, (20180 Design of reversible logic based 32-bit MAC unit using radix-16 booth encoded wallace tree multiplier, In: 2018 International Conference on Computer Communication and Informatics (ICCCI), 2018: IEEE, pp. 1\u20136","DOI":"10.1109\/ICCCI.2018.8441263"},{"key":"8220_CR18","doi-asserted-by":"publisher","first-page":"383","DOI":"10.1016\/j.physb.2018.09.029","volume":"550","author":"S-S Ahmadpour","year":"2018","unstructured":"Ahmadpour S-S, Mosleh M, Heikalabad SR (2018) A revolution in nanostructure designs by proposing a novel QCA full-adder based on optimized 3-input XOR. Phys B Condens Matter 550:383\u2013392","journal-title":"Phys B Condens Matter"},{"key":"8220_CR19","doi-asserted-by":"crossref","unstructured":"Sarkar S, and Mehedi J, (2018) Comparison of various adders and their VLSI implementation, In: 2018 International Conference on Computer Communication and Informatics (ICCCI), IEEE, pp. 1\u20139","DOI":"10.1109\/ICCCI.2018.8441253"},{"issue":"2","key":"8220_CR20","doi-asserted-by":"publisher","first-page":"323","DOI":"10.1007\/s10470-021-01853-8","volume":"108","author":"VD Christilda","year":"2021","unstructured":"Christilda VD, Milton A (2021) Speed, power and area efficient 2D FIR digital filter using vedic multiplier with predictor and reusable logic. Analog Integr Circ Sig Process 108(2):323\u2013333","journal-title":"Analog Integr Circ Sig Process"},{"key":"8220_CR21","doi-asserted-by":"publisher","DOI":"10.1016\/j.nancom.2023.100442","volume":"36","author":"S-S Ahmadpour","year":"2023","unstructured":"Ahmadpour S-S, Navimipour NJ, Mosleh M, Bahar AN, Yalcin S (2023) A nano-scale n-bit ripple carry adder using an optimized XOR gate and quantum-dots technology with diminished cells and power dissipation. Nano Commun Netw 36:100442","journal-title":"Nano Commun Netw"},{"key":"8220_CR22","doi-asserted-by":"crossref","unstructured":"Tripathi D, and Wairya S, (2021) An efficient QCA Vedic multiplier for nanotechnology applications, In: 2021 International Conference on Intelligent Technologies (CONIT), IEEE, pp. 1\u20136","DOI":"10.1109\/CONIT51480.2021.9498464"},{"issue":"6","key":"8220_CR23","doi-asserted-by":"publisher","first-page":"4575","DOI":"10.1007\/s10462-021-10113-0","volume":"55","author":"S Immareddy","year":"2022","unstructured":"Immareddy S, Sundaramoorthy A (2022) A survey paper on design and implementation of multipliers for digital system applications. Artif Intell Rev 55(6):4575\u20134603","journal-title":"Artif Intell Rev"},{"key":"8220_CR24","doi-asserted-by":"publisher","first-page":"597","DOI":"10.1016\/j.procs.2016.03.075","volume":"79","author":"P Singh","year":"2016","unstructured":"Singh P, Neema V, Daulatabad S, Shah AP (2016) Subthreshold circuit designing and implementation of finite field multiplier for cryptography application. Procedia Comput Sci 79:597\u2013602","journal-title":"Procedia Comput Sci"},{"issue":"3","key":"8220_CR25","first-page":"60","volume":"2017","author":"RK Barik","year":"2017","unstructured":"Barik RK, Pradhan M, Panda R (2017) Time efficient signed Vedic multiplier using redundant binary representation. J Eng 2017(3):60\u201368","journal-title":"J Eng"},{"key":"8220_CR26","doi-asserted-by":"crossref","unstructured":"Vamsi ASK, and Ramesh S, (2019) An efficient design of 16 bit mac unit using vedic mathematics, In: 2019 international conference on communication and signal processing (ICCSP), IEEE, pp. 0319\u20130322","DOI":"10.1109\/ICCSP.2019.8697985"},{"issue":"6","key":"8220_CR27","doi-asserted-by":"publisher","DOI":"10.3390\/electronics9061036","volume":"9","author":"N Safoev","year":"2020","unstructured":"Safoev N, Jeon J-C (2020) Design and evaluation of cell interaction based vedic multiplier using quantum-dot cellular automata. Electronics 9(6):1036","journal-title":"Electronics"},{"key":"8220_CR28","doi-asserted-by":"crossref","unstructured":"Shylaja C, Rai A, and Mishra PK, (2021) Modelling and simulation of 16-bit vedic multiplication using FPGA, In: Journal of Physics: Conference Series, vol. 2007, no. 1: IOP Publishing, p. 012003","DOI":"10.1088\/1742-6596\/2007\/1\/012003"},{"key":"8220_CR29","doi-asserted-by":"crossref","unstructured":"Jais A, and Palsodkar P, (2016) Design and implementation of 64 bit multiplier using vedic algorithm, In: 2016 International Conference on Communication and Signal Processing (ICCSP), IEEE, pp. 0775\u20130779","DOI":"10.1109\/ICCSP.2016.7754250"},{"issue":"7","key":"8220_CR30","doi-asserted-by":"publisher","first-page":"487","DOI":"10.1016\/0039-9140(81)80082-3","volume":"28","author":"G Horlick","year":"1981","unstructured":"Horlick G (1981) Introduction to microprocessors. Talanta 28(7):487\u2013502","journal-title":"Talanta"},{"issue":"3","key":"8220_CR31","doi-asserted-by":"publisher","first-page":"548","DOI":"10.1109\/TC.2011.234","volume":"62","author":"L Lu","year":"2011","unstructured":"Lu L, Liu W, O\u2019Neill M, Swartzlander EE (2011) QCA systolic array design. IEEE Trans Comput 62(3):548\u2013560","journal-title":"IEEE Trans Comput"},{"key":"8220_CR32","first-page":"233","volume-title":"International Conference on Emerging Research in Computing, Information, Communication and Applications","author":"S Sandeep","year":"2024","unstructured":"Sandeep S, Nischitha S, Balaji B, Naveen K, Raghu B (2024) Kumar, \u201cMAC Design and Performance Improvement Using 64-Bit VMultiplier Based on UTS,.\u201d International Conference on Emerging Research in Computing, Information, Communication and Applications. Springer, pp 233\u2013241"},{"issue":"1","key":"8220_CR33","doi-asserted-by":"publisher","first-page":"26","DOI":"10.1109\/TNANO.2003.820815","volume":"3","author":"K Walus","year":"2004","unstructured":"Walus K, Dysart TJ, Jullien GA, Budiman RA (2004) QCADesigner: a rapid design and simulation tool for quantum-dot cellular automata. IEEE Trans Nanotechnol 3(1):26\u201331","journal-title":"IEEE Trans Nanotechnol"},{"key":"8220_CR34","doi-asserted-by":"crossref","unstructured":"Sultana T, Bardhan R, Bithee TF, Tabassum Z, and Lisa NJ, (2015) A compact design of n-bit ripple carry adder circuit using QCA architecture, In: 2015 IEEE\/ACIS 14th International Conference on Computer and Information Science (ICIS), IEEE, pp. 155\u2013160","DOI":"10.1109\/ICIS.2015.7166586"},{"key":"8220_CR35","unstructured":"Sharma VP, and Patidar H, (2022) Analysis and Implementation of Mac Unit for Different Precisions, signal (\u00b5W), vol. 70, no. 120, p. 240"},{"key":"8220_CR36","first-page":"849","volume-title":"Proceeding of Fifth International Conference on Microelectronics, Computing and Communication Systems: MCCS 2020","author":"MA Abrar","year":"2021","unstructured":"Abrar MA, Chavan AKP (2021) Design of Area Efficient Multiply Accumulator Unit in Quantom Dot Cellular Automata (QCA). Proceeding of Fifth International Conference on Microelectronics, Computing and Communication Systems: MCCS 2020. Springer, pp 849\u2013864"},{"issue":"7","key":"8220_CR37","doi-asserted-by":"publisher","first-page":"1072","DOI":"10.3844\/jcssp.2011.1072.1079","volume":"7","author":"SK Lakshmi","year":"2011","unstructured":"Lakshmi SK, Athisha G (2011) Design and analysis of adders using nanotechnology based quantum dot cellular automata. J Comput Sci 7(7):1072","journal-title":"J Comput Sci"},{"key":"8220_CR38","first-page":"671","volume":"60","author":"HS Jagarlamudi","year":"2011","unstructured":"Jagarlamudi HS, Saha M, Jagarlamudi PK (2011) Quantum dot cellular automata based effective design of combinational and sequential logical structures. World Acad Sci Eng Technol 60:671\u2013675","journal-title":"World Acad Sci Eng Technol"},{"issue":"3","key":"8220_CR39","doi-asserted-by":"publisher","first-page":"110","DOI":"10.9790\/0661-1631110117","volume":"16","author":"PZ Ahmad","year":"2014","unstructured":"Ahmad PZ, Ahmad F, Khan HA (2014) A new f-shaped XOR gate and its implementations as novel adder circuits based Quantum-dot cellular Automata (QCA). IOSR J Comput Eng (IOSR-JCE) 16(3):110\u2013117","journal-title":"IOSR J Comput Eng (IOSR-JCE)"},{"issue":"07","key":"8220_CR40","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126618501153","volume":"27","author":"M Poorhosseini","year":"2018","unstructured":"Poorhosseini M, Hejazi AR (2018) A fault-tolerant and efficient XOR structure for modular design of complex QCA circuits. J Circuits Syst Comput 27(07):1850115","journal-title":"J Circuits Syst Comput"},{"key":"8220_CR41","doi-asserted-by":"crossref","unstructured":"Walus K, Mazur M, Schulhof G, and Jullien GA, (2005) Simple 4-bit processor based on quantum-dot cellular automata (QCA), In: 2005 IEEE International Conference on Application-Specific Systems, Architecture Processors (ASAP'05), IEEE, pp. 288\u2013293","DOI":"10.1109\/ASAP.2005.58"},{"key":"8220_CR42","doi-asserted-by":"publisher","first-page":"527","DOI":"10.1016\/j.compeleceng.2017.09.019","volume":"65","author":"A Chudasama","year":"2018","unstructured":"Chudasama A, Sasamal TN, Yadav J (2018) An efficient design of vedic multiplier using ripple carry adder in quantum-dot cellular automata. Comput Electr Eng 65:527\u2013542","journal-title":"Comput Electr Eng"},{"issue":"12","key":"8220_CR43","doi-asserted-by":"publisher","first-page":"3031","DOI":"10.1109\/TCAD.2018.2789782","volume":"37","author":"FS Torres","year":"2018","unstructured":"Torres FS, Wille R, Niemann P, Drechsler R (2018) An energy-aware model for the logic synthesis of quantum-dot cellular automata. IEEE Trans Comput Aided Des Integr Circuits Syst 37(12):3031\u20133041","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"}],"updated-by":[{"DOI":"10.1007\/s11227-026-08337-4","type":"correction","label":"Correction","source":"publisher","updated":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T00:00:00Z","timestamp":1772150400000}}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-025-08220-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11227-025-08220-8","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-025-08220-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,2,28]],"date-time":"2026-02-28T06:35:53Z","timestamp":1772260553000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11227-025-08220-8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,1,29]]},"references-count":43,"journal-issue":{"issue":"2","published-online":{"date-parts":[[2026,1]]}},"alternative-id":["8220"],"URL":"https:\/\/doi.org\/10.1007\/s11227-025-08220-8","relation":{},"ISSN":["1573-0484"],"issn-type":[{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,1,29]]},"assertion":[{"value":"6 May 2025","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"31 December 2025","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"29 January 2026","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"14 February 2026","order":5,"name":"change_date","label":"Change Date","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"Correction","order":6,"name":"change_type","label":"Change Type","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"The original online version of this article was revised: The clock\u2011cycle values in Section 4 were incorrect. The numbers for the 4\u00d74 Vedic multiplier and the MAC unit had been swapped: The multiplier was incorrectly listed with 48 clock cycles. The MAC unit was incorrectly listed with 25 clock cycles. This has been corrected by exchanging the values: The 4\u00d74 Vedic multiplier is now correctly stated as 25 clock cycles. The MAC unit is now correctly stated as 48 clock cycles. The original article has been corrected.","order":7,"name":"change_details","label":"Change Details","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"27 February 2026","order":8,"name":"change_date","label":"Change Date","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"Correction","order":9,"name":"change_type","label":"Change Type","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"A Correction to this paper has been published:","order":10,"name":"change_details","label":"Change Details","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"https:\/\/doi.org\/10.1007\/s11227-026-08337-4","URL":"https:\/\/doi.org\/10.1007\/s11227-026-08337-4","order":11,"name":"change_details","label":"Change Details","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare no competing interests.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}],"article-number":"106"}}