{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,7]],"date-time":"2026-04-07T14:10:39Z","timestamp":1775571039607,"version":"3.50.1"},"reference-count":52,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2026,4,7]],"date-time":"2026-04-07T00:00:00Z","timestamp":1775520000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2026,4,7]],"date-time":"2026-04-07T00:00:00Z","timestamp":1775520000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"DOI":"10.1007\/s11227-026-08330-x","type":"journal-article","created":{"date-parts":[[2026,4,7]],"date-time":"2026-04-07T13:21:14Z","timestamp":1775568074000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Efficient neural network acceleration using redundant residue number systems"],"prefix":"10.1007","volume":"82","author":[{"given":"Soudabeh","family":"Mousavi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dara","family":"Rahmati","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amirhossein","family":"Sadr","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Saeid","family":"Gorgin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jungrae","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2026,4,7]]},"reference":[{"key":"8330_CR1","doi-asserted-by":"crossref","unstructured":"Salamat S, Imani M, Gupta S, Rosing T (2018) RNSNet: In-memory neural network acceleration using residue number system. In: IEEE International Conference on Rebooting Computing (ICRC), IEEE, pp 1\u201312","DOI":"10.1109\/ICRC.2018.8638592"},{"key":"8330_CR2","volume-title":"Deep Learning","author":"Y Bengio","year":"2017","unstructured":"Bengio Y, Goodfellow I, Courville A (2017) Deep Learning, vol 1. MIT Press, Cambridge"},{"key":"8330_CR3","unstructured":"Shalev-Shwartz S, Shammah S, Shashua A (2016) Safe, multi-agent, reinforcement learning for autonomous driving. arXiv preprint arXiv:1610.03295"},{"issue":"7639","key":"8330_CR4","doi-asserted-by":"publisher","first-page":"115","DOI":"10.1038\/nature21056","volume":"542","author":"A Esteva","year":"2017","unstructured":"Esteva A, Kuprel B, Novoa RA, Ko J, Swetter SM, Blau HM, Thrun S (2017) Dermatologist-level classification of skin cancer with deep neural networks. Nature 542(7639):115\u2013118","journal-title":"Nature"},{"key":"8330_CR5","doi-asserted-by":"publisher","first-page":"27","DOI":"10.1016\/j.neucom.2015.09.116","volume":"187","author":"Y Guo","year":"2016","unstructured":"Guo Y, Liu Y, Oerlemans A, Lao S, Wu S, Lew MS (2016) Deep learning for visual understanding: a review. Neurocomputing 187:27\u201348","journal-title":"Neurocomputing"},{"issue":"6","key":"8330_CR6","doi-asserted-by":"publisher","first-page":"945","DOI":"10.3390\/electronics11060945","volume":"11","author":"D Ghimire","year":"2022","unstructured":"Ghimire D, Kil D, Kim S-H (2022) A survey on efficient convolutional neural networks and hardware acceleration. Electronics 11(6):945","journal-title":"Electronics"},{"issue":"7","key":"8330_CR7","doi-asserted-by":"publisher","first-page":"113","DOI":"10.3390\/fi12070113","volume":"12","author":"M Capra","year":"2020","unstructured":"Capra M, Bussolino B, Marchisio A, Shafique M, Masera G, Martina M (2020) An updated survey of efficient hardware architectures for accelerating deep convolutional neural networks. Future Internet 12(7):113","journal-title":"Future Internet"},{"key":"8330_CR8","doi-asserted-by":"crossref","unstructured":"Roohi A, Taheri M, Angizi S, Fan D (2021) RNSIM: efficient deep neural network accelerator using residue number systems. In: IEEE\/ACM International Conference On Computer Aided Design (ICCAD). IEEE, pp 1\u20139","DOI":"10.1109\/ICCAD51958.2021.9643531"},{"issue":"4","key":"8330_CR9","first-page":"31","volume":"23","author":"V Kuchukov","year":"2023","unstructured":"Kuchukov V, Babenko M, Al-Galda S (2023) Study of a redundant residue number system for single error correction. Adv Syst Sci Appl 23(4):31\u201339","journal-title":"Adv Syst Sci Appl"},{"key":"8330_CR10","doi-asserted-by":"crossref","unstructured":"Wei S, Shimizu K (2001) Fast residue arithmetic multipliers based on signed-digit number system. In: 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No. 01EX483), vol 1. IEEE, pp 263\u2013266","DOI":"10.1109\/ICECS.2001.957730"},{"key":"8330_CR11","doi-asserted-by":"crossref","DOI":"10.1142\/p523","volume-title":"Residue number systems: theory and implementation","author":"AR Omondi","year":"2007","unstructured":"Omondi AR, Premkumar AB (2007) Residue number systems: theory and implementation, vol 2. World Scientific, Singapore"},{"issue":"1","key":"8330_CR12","doi-asserted-by":"publisher","first-page":"127","DOI":"10.1109\/JSSC.2016.2616357","volume":"52","author":"Y-H Chen","year":"2017","unstructured":"Chen Y-H, Krishna T, Emer JS, Sze V (2017) Eyeriss: an energy-efficient reconfigurable accelerator for deep convolutional neural networks. IEEE J Solid-State Circuits 52(1):127\u2013138. https:\/\/doi.org\/10.1109\/JSSC.2016.2616357","journal-title":"IEEE J Solid-State Circuits"},{"key":"8330_CR13","doi-asserted-by":"crossref","unstructured":"Sze V, Chen Y-H, Yang T-J, Emer J (2017) Efficient processing of deep neural networks: a tutorial and survey. https:\/\/arxiv.org\/abs\/1703.09039","DOI":"10.1109\/JPROC.2017.2761740"},{"issue":"8","key":"8330_CR14","doi-asserted-by":"publisher","first-page":"3801","DOI":"10.1109\/TAI.2024.3377147","volume":"5","author":"T Mohaidat","year":"2024","unstructured":"Mohaidat T, Khalil K (2024) A survey on neural network hardware accelerators. IEEE Trans Artif Intell 5(8):3801\u20133822. https:\/\/doi.org\/10.1109\/TAI.2024.3377147","journal-title":"IEEE Trans Artif Intell"},{"issue":"3","key":"8330_CR15","doi-asserted-by":"publisher","first-page":"33","DOI":"10.1109\/MM.2024.3373763","volume":"44","author":"A Gholami","year":"2024","unstructured":"Gholami A, Yao Z, Kim S, Hooper C, Mahoney MW, Keutzer K (2024) Ai and memory wall. IEEE Micro 44(3):33\u201339. https:\/\/doi.org\/10.1109\/MM.2024.3373763","journal-title":"IEEE Micro"},{"issue":"6","key":"8330_CR16","doi-asserted-by":"publisher","first-page":"17","DOI":"10.1109\/MM.2024.3420728","volume":"44","author":"S Moon","year":"2024","unstructured":"Moon S, Kim J-H, Kim J, Hong S, Cha J, Kim M, Lim S, Choi G, Seo D, Kim J, Lee H, Park H, Ko R, Choi S, Park J, Lee J, Kim J-Y (2024) A latency processing unit: a latency-optimized and highly scalable processor for large language model inference. IEEE Micro 44(6):17\u201333. https:\/\/doi.org\/10.1109\/MM.2024.3420728","journal-title":"IEEE Micro"},{"key":"8330_CR17","doi-asserted-by":"publisher","unstructured":"Kabir E, Kabir MA, Downey ARJ, Bakos JD, Andrews D, Huang M (2024) Famous: Flexible accelerator for the attention mechanism of transformer on ultrascale+ FPGAs. In: 2024 International Conference on Field Programmable Technology (ICFPT), pp 1\u20132. https:\/\/doi.org\/10.1109\/ICFPT64416.2024.11113430","DOI":"10.1109\/ICFPT64416.2024.11113430"},{"key":"8330_CR18","volume-title":"Digital Arithmetic","author":"MD Ercegovac","year":"2004","unstructured":"Ercegovac MD, Lang T (2004) Digital Arithmetic. Morgan Kaufmann, San Francisco"},{"key":"8330_CR19","volume-title":"Computer arithmetic: algorithms and hardware designs","author":"B Parhami","year":"2010","unstructured":"Parhami B (2010) Computer arithmetic: algorithms and hardware designs. Oxford University Press, New York"},{"issue":"1","key":"8330_CR20","doi-asserted-by":"publisher","first-page":"89","DOI":"10.1109\/12.46283","volume":"39","author":"B Parhami","year":"1990","unstructured":"Parhami B (1990) Generalized signed-digit number systems: a unifying framework for redundant number representations. IEEE Trans Comput 39(1):89\u201398","journal-title":"IEEE Trans Comput"},{"key":"8330_CR21","doi-asserted-by":"crossref","unstructured":"Wei S, Shimizu K (2000) Residue arithmetic circuits using a signed-digit number representation. In: IEEE International Symposium on Circuits and Systems (ISCAS), vol 1. IEEE, pp 24\u201327","DOI":"10.1109\/ISCAS.2000.857016"},{"issue":"8","key":"8330_CR22","doi-asserted-by":"publisher","first-page":"880","DOI":"10.1109\/12.295850","volume":"43","author":"DS Phatak","year":"2002","unstructured":"Phatak DS, Koren I (2002) Hybrid signed-digit number systems: A unified framework for redundant number representations with bounded carry propagation chains. IEEE Trans Comput 43(8):880\u2013891","journal-title":"IEEE Trans Comput"},{"key":"8330_CR23","volume-title":"Arithmetic circuits for DSP applications","author":"PK Meher","year":"2017","unstructured":"Meher PK, Stouraitis T (2017) Arithmetic circuits for DSP applications. John Wiley & Sons, New Jersey"},{"issue":"3","key":"8330_CR24","doi-asserted-by":"publisher","first-page":"389","DOI":"10.1109\/TEC.1961.5219227","volume":"10","author":"A Avizienis","year":"1961","unstructured":"Avizienis A (1961) Signed-digit number representations for fast parallel arithmetic. IEEE Trans Electron Comput EC- 10(3):389\u2013400","journal-title":"IEEE Trans Electron Comput EC-"},{"issue":"7","key":"8330_CR25","doi-asserted-by":"publisher","first-page":"1117","DOI":"10.1007\/s00224-021-10035-y","volume":"65","author":"M Selianinau","year":"2021","unstructured":"Selianinau M (2021) Computationally efficient approach to implementation of the Chinese remainder theorem algorithm in minimally redundant residue number system. Theory Comput Syst 65(7):1117\u20131140","journal-title":"Theory Comput Syst"},{"key":"8330_CR26","doi-asserted-by":"crossref","unstructured":"Tay TF, Chang C-H (2017). In: Molahosseini AS, Sousa LS, Chang C-H (eds) Fault-tolerant computing in redundant residue number system. Springer, Cham, pp 65\u201388","DOI":"10.1007\/978-3-319-49742-6_4"},{"key":"8330_CR27","doi-asserted-by":"crossref","unstructured":"Wei S, Shimizu K (2004) A new RNS to mixed-radix number converter using modulo $$(2^p-1)$$ signed-digit arithmetic. In: The IEEE Asia-Pacific Conference on Circuits and Systems, 2004. Proceedings, vol 1. IEEE, pp 377\u2013380","DOI":"10.1109\/APCCAS.2004.1412774"},{"issue":"5","key":"8330_CR28","doi-asserted-by":"publisher","first-page":"2138","DOI":"10.1007\/s00034-018-0957-7","volume":"38","author":"S Timarchi","year":"2019","unstructured":"Timarchi S, Akbarzadeh N (2019) Area-time-power efficient maximally redundant signed-digit modulo $$2^n-1$$ adder and multiplier. Circuits Syst Signal Process 38(5):2138\u20132164","journal-title":"Circuits Syst Signal Process"},{"key":"8330_CR29","unstructured":"Amanollahi S, Kamal M, Pedram M, et al (2022) AMR-MUL: an approximate maximally redundant signed digit multiplier. arXiv preprint arXiv:2208.13850"},{"key":"8330_CR30","doi-asserted-by":"crossref","unstructured":"Mousavi S, Rahmati D, Gorgin S, Lee J-A (2024) Enhancing efficiency in computational intensive domains via redundant residue number systems. In: 21st International SoC Design Conference (ISOCC). IEEE, pp 330\u2013331","DOI":"10.1109\/ISOCC62682.2024.10762680"},{"issue":"2","key":"8330_CR31","doi-asserted-by":"publisher","first-page":"292","DOI":"10.1109\/JETCAS.2019.2910232","volume":"9","author":"Y-H Chen","year":"2019","unstructured":"Chen Y-H, Yang T-J, Emer J, Sze V (2019) Eyeriss v2: a flexible accelerator for emerging deep neural networks on mobile devices. IEEE J Emerging Select Top Circuits Syst 9(2):292\u2013308","journal-title":"IEEE J Emerging Select Top Circuits Syst"},{"key":"8330_CR32","doi-asserted-by":"crossref","unstructured":"You H, Sun Z, Shi H, Yu Z, Zhao Y, Zhang Y, Li C, Li B, Lin Y (2023) Vitcod: vision transformer acceleration via dedicated algorithm and accelerator co-design. In: IEEE International Symposium on High-Performance Computer Architecture (HPCA). IEEE, pp 273\u2013286","DOI":"10.1109\/HPCA56546.2023.10071027"},{"key":"8330_CR33","doi-asserted-by":"crossref","unstructured":"Lindstr\u00f6m A, Nordseth M, Bengtsson L, Omondi A (2003) Arithmetic circuits combining residue and signed-digit representations. In: Asia-Pacific Conference on Advances in Computer Systems Architecture. Springer, pp 246\u2013257","DOI":"10.1007\/978-3-540-39864-6_20"},{"key":"8330_CR34","doi-asserted-by":"crossref","unstructured":"Gorgin S, Jaberipur G (2011) A family of high radix signed digit adders. In: IEEE 20th Symposium on Computer Arithmetic. IEEE, pp 112\u2013120","DOI":"10.1109\/ARITH.2011.24"},{"issue":"4","key":"8330_CR35","doi-asserted-by":"publisher","first-page":"769","DOI":"10.1109\/TVLSI.2018.2883645","volume":"27","author":"DJM Moss","year":"2019","unstructured":"Moss DJM, Boland D, Leong PHW (2019) A two-speed, radix-4, serial\u2013parallel multiplier. IEEE Trans Very Large Scale Integr VLSI Syst 27(4):769\u2013777. https:\/\/doi.org\/10.1109\/TVLSI.2018.2883645","journal-title":"IEEE Trans Very Large Scale Integr VLSI Syst"},{"issue":"1","key":"8330_CR36","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/s11265-008-0249-8","volume":"56","author":"A Persson","year":"2009","unstructured":"Persson A, Bengtsson L (2009) Forward and reverse converters and moduli set selection in signed-digit residue number systems. J Signal Process Syst 56(1):1\u201315","journal-title":"J Signal Process Syst"},{"key":"8330_CR37","unstructured":"Krizhevsky A, Hinton G (2009) CIFAR-10 and CIFAR-100 Datasets. Available online: https:\/\/www.cs.toronto.edu\/~kriz\/cifar.html"},{"key":"8330_CR38","doi-asserted-by":"crossref","unstructured":"Yan H, Aboutalebi AH, Duan L (2018) Efficient allocation and heterogeneous composition of nvm crossbar arrays for deep learning acceleration. In: IEEE 37th International Performance Computing and Communications Conference (IPCCC). IEEE Computer Society, pp 1\u20138","DOI":"10.1109\/PCCC.2018.8711283"},{"issue":"2","key":"8330_CR39","doi-asserted-by":"publisher","first-page":"658","DOI":"10.1109\/TCSI.2019.2951083","volume":"67","author":"N Samimi","year":"2019","unstructured":"Samimi N, Kamal M, Afzali-Kusha A, Pedram M (2019) Res-DNN: A residue number system-based DNN accelerator unit. IEEE Trans Circuits Syst I Regul Pap 67(2):658\u2013671","journal-title":"IEEE Trans Circuits Syst I Regul Pap"},{"key":"8330_CR40","unstructured":"Abdelhamid M, Koppula S (2017) Applying the residue number system to network inference. arXiv preprint arXiv:1712.04614"},{"key":"8330_CR41","doi-asserted-by":"publisher","first-page":"232","DOI":"10.1016\/j.matcom.2020.04.031","volume":"177","author":"MV Valueva","year":"2020","unstructured":"Valueva MV, Nagornov N, Lyakhov PA, Valuev GV, Chervyakov NI (2020) Application of the residue number system to reduce hardware costs of the convolutional neural network implementation. Math Comput Simul 177:232\u2013243","journal-title":"Math Comput Simul"},{"key":"8330_CR42","unstructured":"Arrigoni V, Rossi B, Fragneto P, Desoli G (2017) Approximate operations in convolutional neural networks with RNS data representation. In: ESANN"},{"key":"8330_CR43","doi-asserted-by":"crossref","unstructured":"Nakahara H, Sasao T (2015) A deep convolutional neural network based on nested residue number system. In: 25th International Conference on Field Programmable Logic and Applications (FPL). IEEE, pp 1\u20136","DOI":"10.1109\/FPL.2015.7293933"},{"key":"8330_CR44","doi-asserted-by":"crossref","unstructured":"Nakahara H, Sasao T (2018) A high-speed low-power deep neural network on an fpga based on the nested RNS: Applied to an object detector. In: IEEE International Symposium on Circuits and Systems (ISCAS). IEEE, pp 1\u20135","DOI":"10.1109\/ISCAS.2018.8351850"},{"key":"8330_CR45","doi-asserted-by":"crossref","unstructured":"Chervyakov N, Lyakhov P, Valueva M (2017) Increasing of convolutional neural network performance using residue number system. In: International Multi-Conference on Engineering, Computer and Information Sciences (SIBIRCON). IEEE, pp 135\u2013140","DOI":"10.1109\/SIBIRCON.2017.8109855"},{"key":"8330_CR46","doi-asserted-by":"crossref","unstructured":"Salamat S, Shubhi S, Khaleghi B, Rosing T (2021) Residue-net: Multiplication-free neural network by in-situ no-loss migration to residue number systems. In: Proceedings of the 26th Asia and South Pacific Design Automation Conference, pp 222\u2013228","DOI":"10.1145\/3394885.3431541"},{"key":"8330_CR47","doi-asserted-by":"crossref","unstructured":"Tabrizchi S, Sohrabi S, Mohammadi M, Zand R, Angizi S, Roohi A (2025) Resisc: residue number system-based integrated sensing and computing for efficient edge AI. In: 62nd ACM\/IEEE Design Automation Conference (DAC). IEEE, pp 1\u20137","DOI":"10.1109\/DAC63849.2025.11132797"},{"issue":"2","key":"8330_CR48","doi-asserted-by":"publisher","first-page":"667","DOI":"10.1109\/TETC.2023.3301590","volume":"12","author":"V Sakellariou","year":"2023","unstructured":"Sakellariou V, Paliouras V, Kouretas I, Saleh H, Stouraitis T (2023) A multiplier-free RNS-based CNN accelerator exploiting bit-level sparsity. IEEE Trans Emerg Top Comput 12(2):667\u2013683","journal-title":"IEEE Trans Emerg Top Comput"},{"key":"8330_CR49","doi-asserted-by":"crossref","unstructured":"Kavvousanos E, Sakellariou V, Kouretas I, Paliouras V, Stouraitis T (2023) Improving residue-level sparsity in RNS-based neural network hardware accelerators via regularization. In: IEEE 30th Symposium on Computer Arithmetic (ARITH). IEEE, pp 102\u2013109","DOI":"10.1109\/ARITH58626.2023.00020"},{"key":"8330_CR50","doi-asserted-by":"crossref","unstructured":"Sakellariou V, Paliouras V, Kouretas I, Saleh H, Stouraitis T (2024) An end-to-end RNS CNN accelerator. In: IEEE 6th International Conference on AI Circuits and Systems (AICAS). IEEE, pp 75\u201379","DOI":"10.1109\/AICAS59952.2024.10595885"},{"key":"8330_CR51","doi-asserted-by":"crossref","unstructured":"Sakellariou V, Paliouras V, Kouretas I, Saleh H, Stouraitis T (2022) A high-performance RNS LSTM block. In: IEEE International Symposium on Circuits and Systems (ISCAS). IEEE, pp 1264\u20131268","DOI":"10.1109\/ISCAS48785.2022.9937633"},{"key":"8330_CR52","doi-asserted-by":"crossref","unstructured":"Sakellariou V, Paliouras V, Kouretas I, Saleh H, Stouraitis T (2025) A mixed-precision RNS DNN accelerator. In: IEEE International Symposium on Circuits and Systems (ISCAS). IEEE, pp 1\u20135","DOI":"10.1109\/ISCAS56072.2025.11043322"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-026-08330-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11227-026-08330-x","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-026-08330-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,7]],"date-time":"2026-04-07T13:21:30Z","timestamp":1775568090000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11227-026-08330-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4,7]]},"references-count":52,"journal-issue":{"issue":"5","published-online":{"date-parts":[[2026,4]]}},"alternative-id":["8330"],"URL":"https:\/\/doi.org\/10.1007\/s11227-026-08330-x","relation":{},"ISSN":["1573-0484"],"issn-type":[{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,4,7]]},"assertion":[{"value":"28 July 2025","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"11 February 2026","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"7 April 2026","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare no Conflict of interest.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}],"article-number":"327"}}