{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,14]],"date-time":"2026-03-14T10:52:56Z","timestamp":1773485576314,"version":"3.50.1"},"reference-count":31,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2026,3,14]],"date-time":"2026-03-14T00:00:00Z","timestamp":1773446400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2026,3,14]],"date-time":"2026-03-14T00:00:00Z","timestamp":1773446400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["92473207"],"award-info":[{"award-number":["92473207"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100018537","name":"National Science and Technology Major Project","doi-asserted-by":"crossref","award":["2021ZD0114600"],"award-info":[{"award-number":["2021ZD0114600"]}],"id":[{"id":"10.13039\/501100018537","id-type":"DOI","asserted-by":"crossref"}]},{"name":"State Key Laboratory of Integrated Chips and Systems","award":["SKLICS-K202506"],"award-info":[{"award-number":["SKLICS-K202506"]}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"DOI":"10.1007\/s11227-026-08385-w","type":"journal-article","created":{"date-parts":[[2026,3,14]],"date-time":"2026-03-14T10:09:15Z","timestamp":1773482955000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["WHUTPlace: performance-driven analytical placement of analog ICs with common centroid constraints"],"prefix":"10.1007","volume":"82","author":[{"given":"Tao","family":"Su","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yong","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xianrong","family":"Qin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaoyu","family":"Liang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Changhao","family":"Yan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ning","family":"Xu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bowen","family":"Jia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2026,3,14]]},"reference":[{"key":"8385_CR1","doi-asserted-by":"crossref","unstructured":"Tam Y-C, Young EF, Chu C (2006) Analog placement with symmetry and other placement constraints. In: Proceedings of the 2006 IEEE\/ACM International Conference on Computer-aided Design, pp 349\u2013354","DOI":"10.1109\/ICCAD.2006.320057"},{"key":"8385_CR2","doi-asserted-by":"crossref","unstructured":"Shomalnasab G, Zhang L (2017) Analog layout density uniformity improvement using interconnect widening and dummy fill insertion. In: 2017 IEEE International Symposium on Circuits and Systems (ISCAS), pp 1\u20134. IEEE","DOI":"10.1109\/ISCAS.2017.8050745"},{"key":"8385_CR3","doi-asserted-by":"crossref","unstructured":"Sharma AK, Madhusudan M, Burns SM, Mukherjee P, Yaldiz S, Harjani R, Sapatnekar SS (2021) Common-centroid layouts for analog circuits: Advantages and limitations. In: 2021 Design, Automation and Test in Europe Conference and Exhibition (DATE). IEEE, pp 1224\u20131229","DOI":"10.23919\/DATE51398.2021.9474244"},{"issue":"3","key":"8385_CR4","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2856031","volume":"21","author":"P-H Wu","year":"2016","unstructured":"Wu P-H, Lin MP-H, Li X, Ho T-Y (2016) Parasitic-aware common-centroid FinFET placement and routing for current-ratio matching. ACM Trans Des Autom Electron Syst (TODAES) 21(3):1\u201322","journal-title":"ACM Trans Des Autom Electron Syst (TODAES)"},{"key":"8385_CR5","doi-asserted-by":"crossref","unstructured":"Karmokar N, Madhusudan M, Sharma AK, Harjani R, Lin MP-H, Sapatnekar SS (2022) Common-centroid layout for active and passive devices: A review and the road ahead. In: 2022 27th Asia and South Pacific Design Automation Conference (ASP-DAC). IEEE, pp 114\u2013121","DOI":"10.1109\/ASP-DAC52403.2022.9712576"},{"key":"8385_CR6","doi-asserted-by":"crossref","unstructured":"Sharma AK, Madhusudan M, Burns SM, Yaldiz S, Mukherjee P, Harjani R, Sapatnekar SS (2021) Performance-aware common-centroid placement and routing of transistor arrays in analog circuits. In: 2021 IEEE\/ACM International Conference On Computer Aided Design (ICCAD). IEEE, pp 1\u20139","DOI":"10.1109\/ICCAD51958.2021.9643532"},{"key":"8385_CR7","doi-asserted-by":"crossref","unstructured":"Maji S, Lee S, Pan DZ (2024) Analog transistor placement optimization considering nonlinear spatial variations. In: 2024 Design, Automation and Test in Europe Conference and Exhibition (DATE). IEEE, pp 1\u20136","DOI":"10.23919\/DATE58400.2024.10546584"},{"key":"8385_CR8","doi-asserted-by":"crossref","unstructured":"Borisov V, Langner K, Scheible J, Prautsch B (2017) A novel approach for automatic common-centroid pattern generation. In: 2017 14th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD). IEEE, pp 1\u20134","DOI":"10.1109\/SMACD.2017.7981584"},{"issue":"6","key":"8385_CR9","doi-asserted-by":"publisher","first-page":"2029","DOI":"10.1109\/TCAD.2024.3520521","volume":"44","author":"S Maji","year":"2025","unstructured":"Maji S, Park H, Hong G-M, Poddar S, Pan DZ (2025) Multiobjective optimization for common-centroid placement of analog transistors. IEEE Trans Comput Aided Des Integr Circuits Syst 44(6):2029\u20132039","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"8385_CR10","doi-asserted-by":"crossref","unstructured":"Ou H-C, Tseng K-H, Liu J-Y, Wu I-P, Chang Y-W (2015) Layout-dependent-effects-aware analytical analog placement. In: Proceedings of the 52nd Annual Design Automation Conference, pp 1\u20136","DOI":"10.1145\/2744769.2744865"},{"key":"8385_CR11","doi-asserted-by":"crossref","unstructured":"Wu P-H, Lin MP-H, Chen Y-R, Chou B-S, Chen T-C, Ho T-Y, Liu B-D (2012) Performance-driven analog placement considering monotonic current paths. In: Proceedings of the International Conference on Computer-Aided Design, pp 613\u2013619","DOI":"10.1145\/2429384.2429516"},{"key":"8385_CR12","doi-asserted-by":"crossref","unstructured":"Xu B, Li S, Pui C-W, Liu D, Shen L, Lin Y, Sun N, Pan DZ (2019) Device layer-aware analytical placement for analog circuits. In: Proceedings of the 2019 International Symposium on Physical Design, pp 19\u201326","DOI":"10.1145\/3299902.3309751"},{"key":"8385_CR13","doi-asserted-by":"crossref","unstructured":"Gao X, Zhang H, Liu B, Lin Y, Wang R, Huang R (2024) Joint placement optimization for hierarchical analog\/mixed-signal circuits. In: Proceedings of the 43rd IEEE\/ACM International Conference on Computer-Aided Design, pp 1\u20139","DOI":"10.1145\/3676536.3676664"},{"issue":"8","key":"8385_CR14","doi-asserted-by":"publisher","first-page":"2689","DOI":"10.1109\/TCAD.2022.3230367","volume":"42","author":"K Zhu","year":"2023","unstructured":"Zhu K, Chen H, Liu M, Pan DZ (2023) Hierarchical analog and mixed-signal circuit placement considering system signal flow. IEEE Trans Comput Aided Des Integr Circuits Syst 42(8):2689\u20132702","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"8385_CR15","unstructured":"Xiong Y, Zhao N, Zhang Y, Ge G, Wang J, Jia BW, Xu N. Enhanced graph isomorphism network model for analog integrated circuit placement performance prediction. Available at SSRN 4826683"},{"issue":"10","key":"8385_CR16","doi-asserted-by":"publisher","first-page":"3654","DOI":"10.1109\/TCAD.2025.3550445","volume":"44","author":"P Xu","year":"2025","unstructured":"Xu P, Tu J, Chen G, Zhu K, Chen T, Ho T-Y, Yu B (2025) Paroute2: Enhanced analog routing via performance-drive guidance generation. IEEE Trans Comput Aided Des Integr Circuits Syst 44(10):3654\u20133667","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"8385_CR17","doi-asserted-by":"crossref","unstructured":"Lin Y, Li Y, Fang D, Madhusudan M, Sapatnekar SS, Harjani R, Hu J (2022) Are analytical techniques worthwhile for analog IC placement? In: 2022 Design, Automation and Test in Europe Conference and Exhibition (DATE). IEEE, pp 154\u2013159","DOI":"10.23919\/DATE54114.2022.9774498"},{"key":"8385_CR18","doi-asserted-by":"crossref","unstructured":"Li Y, Lin Y, Madhusudan M, Sharma A, Xu W, Sapatnekar SS, Harjani R, Hu J (2020) A customized graph neural network model for guiding analog ic placement. In: Proceedings of the 39th International Conference on Computer-Aided Design, pp 1\u20139","DOI":"10.1145\/3400302.3415624"},{"issue":"3","key":"8385_CR19","doi-asserted-by":"publisher","first-page":"66","DOI":"10.1007\/s11227-018-2676-z","volume":"75","author":"AP Di\u00e9guez","year":"2019","unstructured":"Di\u00e9guez AP, Amor M, Doallo R (2019) Parallel prefix operations on GPU: tridiagonal system solvers and scan operators. J Supercomput 75(3):66","journal-title":"J Supercomput"},{"issue":"3","key":"8385_CR20","doi-asserted-by":"publisher","first-page":"773","DOI":"10.1007\/s11227-012-0770-1","volume":"63","author":"JM Cecilia","year":"2013","unstructured":"Cecilia JM, Nisbet A, Amos M, Garc\u00eda JM, Ujald\u00f3n M (2013) Enhancing GPU parallelism in nature-inspired algorithms. J Supercomput 63(3):773\u2013789","journal-title":"J Supercomput"},{"issue":"16","key":"8385_CR21","doi-asserted-by":"publisher","first-page":"17513","DOI":"10.1007\/s11227-022-04555-8","volume":"78","author":"F Liu","year":"2022","unstructured":"Liu F, Fredriksson A, Markidis S (2022) A survey of HPC algorithms and frameworks for large-scale gradient-based nonlinear optimization. J Supercomput 78(16):17513\u201317542","journal-title":"J Supercomput"},{"issue":"1","key":"8385_CR22","doi-asserted-by":"publisher","first-page":"85","DOI":"10.1109\/TCAD.2010.2064490","volume":"30","author":"Q Ma","year":"2010","unstructured":"Ma Q, Xiao L, Tam Y-C, Young EF (2010) Simultaneous handling of symmetry, common centroid, and general placement constraints. IEEE Trans Comput Aided Des Integr Circuits Syst 30(1):85\u201395","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"issue":"7","key":"8385_CR23","doi-asserted-by":"publisher","first-page":"721","DOI":"10.1109\/43.851988","volume":"19","author":"F Balasa","year":"2002","unstructured":"Balasa F, Lampaert K (2002) Symmetry within the sequence-pair representation in the context of placement for analog design. IEEE Trans Comput Aided Des Integr Circuits Syst 19(7):721\u2013731","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"issue":"5","key":"8385_CR24","doi-asserted-by":"publisher","first-page":"685","DOI":"10.1109\/TCAD.2015.2391263","volume":"34","author":"J Lu","year":"2015","unstructured":"Lu J, Zhuang H, Chen P, Chang H, Chang C-C, Wong Y-C, Sha L, Huang D, Luo Y, Teng C-C et al (2015) ePlace-MS: electrostatics-based placement for mixed-size circuits. IEEE Trans Comput Aided Des Integr Circuits Syst 34(5):685\u2013698","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"issue":"7","key":"8385_CR25","doi-asserted-by":"publisher","first-page":"1228","DOI":"10.1109\/TCAD.2008.923063","volume":"27","author":"T-C Chen","year":"2008","unstructured":"Chen T-C, Jiang Z-W, Hsu T-C, Chen H-C, Chang Y-W (2008) Ntuplace3: an analytical placer for large-scale mixed-size designs with preplaced blocks and density constraints. IEEE Trans Comput Aided Des Integr Circuits Syst 27(7):1228\u20131240","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"8385_CR26","doi-asserted-by":"crossref","unstructured":"Li Y, Lin Y, Madhusudan M, Sharma A, Xu W, Sapatnekar S, Harjani R, Hu J (2020) Exploring a machine learning approach to performance driven analog IC placement. In: 2020 IEEE Computer Society Annual Symposium on VLSI (ISVLSI). IEEE, pp 24\u201329","DOI":"10.1109\/ISVLSI49217.2020.00015"},{"key":"8385_CR27","unstructured":"Naylor WC, Donelly R, Sha L (2001) Non-linear optimization system and method for wire length and delay optimization for an automatic electric circuit placer. US Patent 6,301,693"},{"issue":"2","key":"8385_CR28","first-page":"26","volume":"4","author":"T Tieleman","year":"2012","unstructured":"Tieleman T (2012) Lecture 6.5-rmsprop: divide the gradient by a running average of its recent magnitude. COURSERA Neural Netw Mach Learn 4(2):26","journal-title":"COURSERA Neural Netw Mach Learn"},{"issue":"5","key":"8385_CR29","doi-asserted-by":"publisher","first-page":"863","DOI":"10.1109\/TCAD.1987.1270329","volume":"6","author":"J Doenhardt","year":"1987","unstructured":"Doenhardt J, Lengauer T (1987) Algorithmic aspects of one-dimensional layout compaction. IEEE Trans Comput Aided Des Integr Circuits Syst 6(5):863\u2013878","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"8385_CR30","doi-asserted-by":"crossref","unstructured":"Xu B, Zhu K, Liu M, Lin Y, Li S, Tang X, Sun N, Pan DZ (2019) Magical: Toward fully automated analog ic layout leveraging human and machine intelligence. In: 2019 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). IEEE, pp 1\u20138","DOI":"10.1109\/ICCAD45719.2019.8942060"},{"key":"8385_CR31","doi-asserted-by":"crossref","unstructured":"Cai L, Ge G, Zhu G, Zhang J, Wang J, Jia B, Xu N (2025) Sacplace: Multi-agent deep reinforcement learning for symmetry-aware analog circuit placement. In: 2025 Design, Automation and Test in Europe Conference (DATE), pp 1\u20137","DOI":"10.23919\/DATE64628.2025.10992846"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-026-08385-w.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11227-026-08385-w","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-026-08385-w.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,14]],"date-time":"2026-03-14T10:09:19Z","timestamp":1773482959000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11227-026-08385-w"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,3,14]]},"references-count":31,"journal-issue":{"issue":"4","published-online":{"date-parts":[[2026,3]]}},"alternative-id":["8385"],"URL":"https:\/\/doi.org\/10.1007\/s11227-026-08385-w","relation":{},"ISSN":["1573-0484"],"issn-type":[{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,3,14]]},"assertion":[{"value":"6 November 2025","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"19 February 2026","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"14 March 2026","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare no Conflict of interest.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}],"article-number":"258"}}