{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T10:02:41Z","timestamp":1775642561902,"version":"3.50.1"},"reference-count":44,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T00:00:00Z","timestamp":1775606400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T00:00:00Z","timestamp":1775606400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"funder":[{"DOI":"10.13039\/501100005046","name":"Natural Science Foundation of Heilongjiang Province","doi-asserted-by":"publisher","award":["LH2019F027"],"award-info":[{"award-number":["LH2019F027"]}],"id":[{"id":"10.13039\/501100005046","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"DOI":"10.1007\/s11227-026-08495-5","type":"journal-article","created":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T09:20:34Z","timestamp":1775640034000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Latency prediction for network-on-chip architectures via machine learning"],"prefix":"10.1007","volume":"82","author":[{"given":"Ying","family":"Gu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weidong","family":"Ji","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jingbo","family":"Shao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2026,4,8]]},"reference":[{"key":"8495_CR1","first-page":"55","volume-title":"Network-on-chip security and privacy","author":"SK Mandal","year":"2021","unstructured":"Mandal SK, Krishnakumar A, Ogras UY (2021) Energy-efficient networks-on-chip architectures: design and run-time optimization. In: Mishra P, Charles S (eds) Network-on-chip security and privacy. Springer, Cham, pp 55\u201375"},{"key":"8495_CR2","doi-asserted-by":"publisher","first-page":"67","DOI":"10.1007\/978-3-031-85044-8_6","volume-title":"SOC-based solutions in emerging application domains","author":"VS Chakravarthi","year":"2025","unstructured":"Chakravarthi VS, Koteshwar SR (2025) Network on chip. In: Mishra P, Charles S (eds) SOC-based solutions in emerging application domains. Springer, Cham, pp 67\u201378"},{"issue":"3","key":"8495_CR3","first-page":"1","volume":"12","author":"HG Lee","year":"2008","unstructured":"Lee HG, Chang N, Ogras UY et al (2008) On-chip communication architecture exploration: a quantitative evaluation of point-to-point, bus, and network-on-chip approaches. ACM Trans Des Autom Electron Syst (TODAES) 12(3):1\u201320","journal-title":"ACM Trans Des Autom Electron Syst (TODAES)"},{"key":"8495_CR4","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1016\/j.micpro.2016.05.002","volume":"43","author":"M Bakhouya","year":"2016","unstructured":"Bakhouya M, Daneshtalab M, Palesi M et al (2016) Many-core system-on-chip: architectures and applications. Microprocess Microsyst 43:1\u20133. https:\/\/doi.org\/10.1016\/j.micpro.2016.05.002","journal-title":"Microprocess Microsyst"},{"key":"8495_CR5","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-10-6092-2","volume-title":"Advanced multicore systems-on-chip","author":"AB Abdallah","year":"2017","unstructured":"Abdallah AB (2017) Advanced multicore systems-on-chip. Springer, Singapore"},{"key":"8495_CR6","doi-asserted-by":"crossref","unstructured":"Biglari S, Hosseini F, Upadhyay A et al (2024) Survey of network-on-chip (noc) for heterogeneous multicore systems. In: 2024 IEEE 17th International Symposium on Embedded Multicore\/Many-core Systems-on-Chip (MCSoC), IEEE, pp 155\u2013162","DOI":"10.1109\/MCSoC64144.2024.00036"},{"issue":"1","key":"8495_CR7","doi-asserted-by":"publisher","first-page":"13","DOI":"10.1007\/s44227-024-00046-9","volume":"13","author":"A Lit","year":"2025","unstructured":"Lit A, Suhaili S, Kipli K et al (2025) Performance analysis of noc and winoc in multicore system architectures. Int J Networked Distrib Comput 13(1):13. https:\/\/doi.org\/10.1007\/s44227-024-00046-9","journal-title":"Int J Networked Distrib Comput"},{"key":"8495_CR8","doi-asserted-by":"publisher","first-page":"196","DOI":"10.1016\/j.jpdc.2020.09.013","volume":"147","author":"A Vijaya Bhaskar","year":"2021","unstructured":"Vijaya Bhaskar A, Venkatesh T (2021) Performance analysis of network-on-chip in many-core processors. J Parallel Distrib Comput 147:196\u2013208. https:\/\/doi.org\/10.1016\/j.jpdc.2020.09.013","journal-title":"J Parallel Distrib Comput"},{"issue":"2","key":"8495_CR9","doi-asserted-by":"publisher","first-page":"14","DOI":"10.3390\/jlpea7020014","volume":"7","author":"E Ofori-Attah","year":"2017","unstructured":"Ofori-Attah E, Bhebhe W, Opoku Agyeman M (2017) Architectural techniques for improving the power consumption of noc-based cmps: a case study of cache and network layer. J Low Power Electron Appl 7(2):14","journal-title":"J Low Power Electron Appl"},{"key":"8495_CR10","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2022.104485","volume":"90","author":"RS Rr","year":"2022","unstructured":"Rr RS, Shahreyar MS et al (2022) Deepnr: an adaptive deep reinforcement learning based noc routing algorithm. Microprocess Microsyst 90:104485. https:\/\/doi.org\/10.1016\/j.micpro.2022.104485","journal-title":"Microprocess Microsyst"},{"issue":"5","key":"8495_CR11","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/s11227-023-05700-7","volume":"80","author":"J Fang","year":"2024","unstructured":"Fang J, Wei Z, Liu Y et al (2024) Tb-tbp: a task-based adaptive routing algorithm for network-on-chip in heterogenous cpu-gpu architectures. J Supercomput 80(5):1. https:\/\/doi.org\/10.1007\/s11227-023-05700-7","journal-title":"J Supercomput"},{"key":"8495_CR12","doi-asserted-by":"publisher","first-page":"455","DOI":"10.1007\/978-981-15-6048-4_40","volume-title":"Advances on smart and soft computing","author":"M Kaleem","year":"2021","unstructured":"Kaleem M, Isnin IFB (2021) A survey on network on chip routing algorithms criteria. In: Saeed F, Al-Hadhrami T, Mohammed F et al (eds) Advances on smart and soft computing. Springer, Singapore, pp 455\u2013466"},{"issue":"2","key":"8495_CR13","doi-asserted-by":"publisher","first-page":"1055","DOI":"10.1007\/s41870-023-01542-x","volume":"16","author":"M Farooq","year":"2024","unstructured":"Farooq M, Zafar A, Samad A (2024) Contention-free dynamic task scheduling approach for network-on-chip based quad-core systems. Int J Inf Technol 16(2):1055\u20131062. https:\/\/doi.org\/10.1007\/s41870-023-01542-x","journal-title":"Int J Inf Technol"},{"key":"8495_CR14","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2021.102020","volume":"115","author":"S Paul","year":"2021","unstructured":"Paul S, Chatterjee N, Ghosal P (2021) Dynamic task allocation and scheduling with contention-awareness for network-on-chip based multicore systems. J Syst Architect 115:102020. https:\/\/doi.org\/10.1016\/j.sysarc.2021.102020","journal-title":"J Syst Architect"},{"issue":"16","key":"8495_CR15","doi-asserted-by":"publisher","first-page":"24483","DOI":"10.1007\/s11227-024-06340-1","volume":"80","author":"R Patra","year":"2024","unstructured":"Patra R, Maji P, Srivastava DS et al (2024) Machine learning-driven performance assessment of network-on-chip architectures. J Supercomput 80(16):24483\u201324519. https:\/\/doi.org\/10.1007\/s11227-024-06340-1","journal-title":"J Supercomput"},{"issue":"9","key":"8495_CR16","doi-asserted-by":"publisher","first-page":"3569","DOI":"10.1109\/TCSII.2023.3258700","volume":"70","author":"Y Li","year":"2023","unstructured":"Li Y, Zhou P (2023) Fast and accurate noc latency estimation for application-specific traffics via machine learning. IEEE Trans Circuits Syst II Express Briefs 70(9):3569\u20133573. https:\/\/doi.org\/10.1109\/TCSII.2023.3258700","journal-title":"IEEE Trans Circuits Syst II Express Briefs"},{"key":"8495_CR17","doi-asserted-by":"publisher","unstructured":"Zhan J, Stoimenov N, Ouyang J et\u00a0al (2013) Designing energy-efficient noc for real-time embedded systems through slack optimization. In: Proceedings of the 50th Annual Design Automation Conference, DAC 2013, Proceedings: Design Automation Conference. https:\/\/doi.org\/10.1145\/2463209.2488780","DOI":"10.1145\/2463209.2488780"},{"key":"8495_CR18","doi-asserted-by":"publisher","unstructured":"Catania V, Mineo A, Monteleone S et\u00a0al (2015) Noxim: an open, extensible and cycle-accurate network on chip simulator. In: Proceedings of the 2015 IEEE 26th International Conference on Application-specific Systems, Architectures and Processors (ASAP), pp 162\u2013163. https:\/\/doi.org\/10.1109\/ASAP.2015.7245728","DOI":"10.1109\/ASAP.2015.7245728"},{"key":"8495_CR19","doi-asserted-by":"publisher","unstructured":"Jiang N, Becker DU, Michelogiannakis G et\u00a0al (2013) A detailed and flexible cycle-accurate network-on-chip simulator. In: 2013 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), pp 86\u201396. https:\/\/doi.org\/10.1109\/ISPASS.2013.6557149","DOI":"10.1109\/ISPASS.2013.6557149"},{"key":"8495_CR20","doi-asserted-by":"publisher","DOI":"10.1016\/j.simpat.2019.101929","volume":"96","author":"B Halavar","year":"2019","unstructured":"Halavar B, Pasupulety U, Talawar B (2019) Extending booksim2.0 and hotspot6.0 for power, performance and thermal evaluation of 3d noc architectures. Simul Model Pract Theory 96:101929. https:\/\/doi.org\/10.1016\/j.simpat.2019.101929","journal-title":"Simul Model Pract Theory"},{"key":"8495_CR21","unstructured":"Jain L, Al-Hashimi B, Gaur M et\u00a0al (2007) Nirgam: a simulator for noc interconnect routing and application modeling. In: Design, Automation and Test in Europe Conference. IEEE, pp 16\u201320"},{"key":"8495_CR22","unstructured":"Prellezo J, Puente V, Gregorio J et\u00a0al (1998) Sicosys: Un simulador de redes de interconexi\u00f3n para computadores paralelos. In: Actas de las IX Jornadas de Paralelismo (in Spanish)"},{"issue":"12","key":"8495_CR23","doi-asserted-by":"publisher","first-page":"2001","DOI":"10.1109\/TCAD.2010.2061613","volume":"29","author":"UY Ogras","year":"2010","unstructured":"Ogras UY, Bogdan P, Marculescu R (2010) An analytical approach for network-on-chip performance analysis. IEEE Trans Comput Aided Des Integr Circuits Syst 29(12):2001\u20132013. https:\/\/doi.org\/10.1109\/TCAD.2010.2061613","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"issue":"1","key":"8495_CR24","doi-asserted-by":"publisher","first-page":"113","DOI":"10.1109\/TVLSI.2011.2178620","volume":"21","author":"AE Kiasari","year":"2013","unstructured":"Kiasari AE, Lu Z, Jantsch A (2013) An analytical latency model for networks-on-chip. IEEE Trans Very Large Scale Integr Syst 21(1):113\u2013123. https:\/\/doi.org\/10.1109\/TVLSI.2011.2178620","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"key":"8495_CR25","doi-asserted-by":"crossref","unstructured":"Qian Z, Juan DC, Bogdan P et\u00a0al (2014) A comprehensive and accurate latency model for network-on-chip performance analysis. In: 2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC), pp 323\u2013328","DOI":"10.1109\/ASPDAC.2014.6742910"},{"key":"8495_CR26","doi-asserted-by":"crossref","unstructured":"Li B, Zhao J, Wang J et\u00a0al (2012) A max-plus algebra approach for network-on-chip end-to-end delay estimation. In: 2012 Eighth International Conference on Semantics, Knowledge and Grids, pp 217\u2013220","DOI":"10.1109\/SKG.2012.6"},{"key":"8495_CR27","doi-asserted-by":"crossref","unstructured":"Qian Y, Lu Z, Dou W (2009) Analysis of worst-case delay bounds for best-effort communication in wormhole networks on chip. In: 2009 3rd ACM\/IEEE International Symposium on Networks-on-Chip, pp 44\u201353","DOI":"10.1109\/NOCS.2009.5071444"},{"key":"8495_CR28","unstructured":"Chen JW, Tang L, Xi HS et\u00a0al (2011) A stochastic network calculus based approach for on-chip networks. In: Proceedings of the 30th Chinese Control Conference, pp 4545\u20134549"},{"key":"8495_CR29","doi-asserted-by":"crossref","unstructured":"Bogdan P, Marculescu R (2009) Statistical physics approaches for network-on-chip traffic characterization. In: Proceedings of the 7th IEEE\/ACM International Conference on Hardware\/Software Codesign and System Synthesis, pp 461\u2013470","DOI":"10.1145\/1629435.1629498"},{"issue":"3","key":"8495_CR30","doi-asserted-by":"publisher","first-page":"471","DOI":"10.1109\/TCAD.2015.2474393","volume":"35","author":"ZL Qian","year":"2015","unstructured":"Qian ZL, Juan DC, Bogdan P et al (2015) A support vector regression (svr)-based latency model for network-on-chip (noc) architectures. IEEE Trans Comput Aided Des Integr Circuits Syst 35(3):471\u2013484. https:\/\/doi.org\/10.1109\/TCAD.2015.2474393","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"8495_CR31","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2021.104370","volume":"87","author":"R Sambangi","year":"2021","unstructured":"Sambangi R, Manghnani H, Chattopadhyay S (2021) Lpnet: a dnn based latency prediction technique for application mapping in network-on-chip design. Microprocess Microsyst 87:104370. https:\/\/doi.org\/10.1016\/j.micpro.2021.104370","journal-title":"Microprocess Microsyst"},{"key":"8495_CR32","doi-asserted-by":"crossref","unstructured":"Li F, Wang Y, Liu C et\u00a0al (2022) Noception: a fast ppa prediction framework for network-on-chips using graph neural network. In: 2022 Design, Automation and Test in Europe Conference and Exhibition (DATE), pp 1035\u20131040","DOI":"10.23919\/DATE54114.2022.9774525"},{"key":"8495_CR33","doi-asserted-by":"crossref","unstructured":"Matoussi O (2021) Noc performance model for efficient network latency estimation. In: 2021 Design, Automation and Test in Europe Conference and Exhibition (DATE), pp 994\u2013999","DOI":"10.23919\/DATE51398.2021.9474101"},{"key":"8495_CR34","doi-asserted-by":"crossref","unstructured":"Silva J, Kreutz M, Pereira M et\u00a0al (2019) An investigation of latency prediction for noc-based communication architectures using machine learning techniques: J silva et al. J Supercomput 75(11):7573\u20137591","DOI":"10.1007\/s11227-019-02971-x"},{"key":"8495_CR35","doi-asserted-by":"crossref","unstructured":"Zhu J, Wang L, Teng H et\u00a0al (2024) A machine learning-based approach for performance prediction and optimization of network-on-chip designs. In: 2024 6th International Conference on Electronics and Communication, Network and Computer Technology (ECNCT), pp 447\u2013450","DOI":"10.1109\/ECNCT63103.2024.10704367"},{"key":"8495_CR36","doi-asserted-by":"crossref","unstructured":"Patra R, Mondal HK (2024) Performance assessment of 3d network-on-chip architecture using ensemble learning technique. In: 2024 3rd International Conference for Advancement in Technology (ICONAT), pp 1\u20138","DOI":"10.1109\/ICONAT61936.2024.10775272"},{"issue":"10","key":"8495_CR37","doi-asserted-by":"publisher","first-page":"1345","DOI":"10.1109\/TKDE.2009.191","volume":"22","author":"SJ Pan","year":"2010","unstructured":"Pan SJ, Yang Q (2010) A survey on transfer learning. IEEE Trans Knowl Data Eng 22(10):1345\u20131359. https:\/\/doi.org\/10.1109\/TKDE.2009.191","journal-title":"IEEE Trans Knowl Data Eng"},{"key":"8495_CR38","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2025.103429","volume":"164","author":"Y Zhang","year":"2025","unstructured":"Zhang Y, Jing Z, Yang Q et al (2025) A survey on routing algorithm and router microarchitecture of three-dimensional network-on-chip. J Syst Architect 164:103429. https:\/\/doi.org\/10.1016\/j.sysarc.2025.103429","journal-title":"J Syst Architect"},{"key":"8495_CR39","doi-asserted-by":"publisher","first-page":"14","DOI":"10.1016\/j.sysarc.2016.04.011","volume":"66\u201367","author":"A Benmessaoud Gabis","year":"2016","unstructured":"Benmessaoud Gabis A, Koudil M (2016) Noc routing protocols-objective-based classification. J Syst Architect 66\u201367:14\u201332. https:\/\/doi.org\/10.1016\/j.sysarc.2016.04.011","journal-title":"J Syst Architect"},{"issue":"4","key":"8495_CR40","doi-asserted-by":"publisher","first-page":"591","DOI":"10.1007\/s11704-016-5431-8","volume":"10","author":"Y Wu","year":"2016","unstructured":"Wu Y, Lu C, Chen Y (2016) A survey of routing algorithm for mesh network-on-chip. Front Comp Sci 10(4):591\u2013601. https:\/\/doi.org\/10.1007\/s11704-016-5431-8","journal-title":"Front Comp Sci"},{"issue":"7","key":"8495_CR41","doi-asserted-by":"publisher","first-page":"256","DOI":"10.1016\/j.sysarc.2010.05.002","volume":"56","author":"P Lotfi-Kamran","year":"2010","unstructured":"Lotfi-Kamran P, Rahmani A, Daneshtalab M et al (2010) Edxy: a low cost congestion-aware routing algorithm for network-on-chips. J Syst Architect 56(7):256\u2013264. https:\/\/doi.org\/10.1016\/j.sysarc.2010.05.002","journal-title":"J Syst Architect"},{"issue":"3\u20136","key":"8495_CR42","first-page":"67","volume":"9","author":"N Syal","year":"2017","unstructured":"Syal N, Sehgal VK (2017) Performance analysis of routing algorithms in 2d mesh based noc under varying load using support vector machine. J Telecommun Electron Comput Eng (JTEC) 9(3\u20136):67\u201371","journal-title":"J Telecommun Electron Comput Eng (JTEC)"},{"issue":"1","key":"8495_CR43","doi-asserted-by":"publisher","first-page":"280","DOI":"10.1016\/j.jeconom.2022.04.007","volume":"235","author":"X Zhang","year":"2023","unstructured":"Zhang X, Liu CA (2023) Model averaging prediction by k-fold cross-validation. J Econom 235(1):280\u2013301. https:\/\/doi.org\/10.1016\/j.jeconom.2022.04.007","journal-title":"J Econom"},{"issue":"5","key":"8495_CR44","doi-asserted-by":"publisher","first-page":"1189","DOI":"10.1214\/aos\/1013203451","volume":"29","author":"JH Friedman","year":"2001","unstructured":"Friedman JH (2001) Greedy function approximation: a gradient boosting machine. Ann Stat 29(5):1189\u20131232","journal-title":"Ann Stat"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-026-08495-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11227-026-08495-5","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-026-08495-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T09:20:41Z","timestamp":1775640041000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11227-026-08495-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4,8]]},"references-count":44,"journal-issue":{"issue":"5","published-online":{"date-parts":[[2026,4]]}},"alternative-id":["8495"],"URL":"https:\/\/doi.org\/10.1007\/s11227-026-08495-5","relation":{},"ISSN":["1573-0484"],"issn-type":[{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,4,8]]},"assertion":[{"value":"19 November 2025","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"27 March 2026","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"8 April 2026","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare no conflict of interest.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}],"article-number":"330"}}