{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,22]],"date-time":"2026-06-22T02:47:57Z","timestamp":1782096477896,"version":"3.54.5"},"reference-count":42,"publisher":"Springer Science and Business Media LLC","issue":"9","license":[{"start":{"date-parts":[[2026,6,22]],"date-time":"2026-06-22T00:00:00Z","timestamp":1782086400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2026,6,22]],"date-time":"2026-06-22T00:00:00Z","timestamp":1782086400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"DOI":"10.1007\/s11227-026-08623-1","type":"journal-article","created":{"date-parts":[[2026,6,22]],"date-time":"2026-06-22T02:16:03Z","timestamp":1782094563000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Constructive heuristic-based router placement in thermal- and performance-aware area-constrained planar Application-Specific NoC design (TPAP-ASNoC)"],"prefix":"10.1007","volume":"82","author":[{"given":"Prasanta","family":"Mandal","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sayani","family":"Ghosh","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Priyajit","family":"Mukherjee","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hafizur","family":"Rahaman","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2026,6,22]]},"reference":[{"key":"8623_CR1","unstructured":"International technology roadmap for semiconductors, technical report. http:\/\/public.itrs.net"},{"key":"8623_CR2","doi-asserted-by":"publisher","unstructured":"Zou K, Wang Y, Li H, Li X (2019) Learn-to-scale: Parallelizing Deep Learning Inference on Chip Multiprocessor Architecture. In: 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 1172\u20131177. https:\/\/doi.org\/10.23919\/DATE.2019.8715267","DOI":"10.23919\/DATE.2019.8715267"},{"issue":"3","key":"8623_CR3","doi-asserted-by":"publisher","first-page":"29","DOI":"10.1145\/2976739","volume":"13","author":"S Kaxiras","year":"2016","unstructured":"Kaxiras S, Martonosi M, Albonesi D, Eeckhout L, Stenstr\u00f6m P (2016) Maximizing heterogeneous processor performance under power constraints. ACM Trans Archit and Optim 13(3):29\u201312923. https:\/\/doi.org\/10.1145\/2976739","journal-title":"ACM Trans Archit and Optim"},{"key":"8623_CR4","unstructured":"Intel Labs: the multi-core revolution: trends in processor architecture. Technical report, Intel Corporation (2025). Accessed: 14 Mar. 2025. https:\/\/www.intel.co.uk\/content\/dam\/www\/public\/us\/en\/documents\/technology-briefs\/intel-labs-multi-core-revolution-paper.pdf"},{"key":"8623_CR5","doi-asserted-by":"publisher","unstructured":"Jantsch A, Tenhunen H (2007) Networks on Chip. Springer, ???. https:\/\/doi.org\/10.1007\/b105353","DOI":"10.1007\/b105353"},{"key":"8623_CR6","doi-asserted-by":"publisher","DOI":"10.1201\/9781315216072","author":"S Kundu","year":"2014","unstructured":"Kundu S, Chattopadhyay S (2014) Network-on-chip: the next generation of system-on-chip integration. CRC Press. https:\/\/doi.org\/10.1201\/9781315216072","journal-title":"CRC Press"},{"issue":"1","key":"8623_CR7","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1016\/j.sysarc.2014.11.001","volume":"61","author":"J Soumya","year":"2015","unstructured":"Soumya J, Tiwary S, Chattopadhyay S (2015) Area-performance trade-off in floorplan generation of application-specific network-on-chip with soft cores. J Syst Architect 61(1):1\u201311. https:\/\/doi.org\/10.1016\/j.sysarc.2014.11.001","journal-title":"J Syst Architect"},{"key":"8623_CR8","doi-asserted-by":"publisher","first-page":"167","DOI":"10.1016\/j.vlsi.2017.09.004","volume":"60","author":"P Mukherjee","year":"2018","unstructured":"Mukherjee P, D\u2019souza S, Chattopadhyay S (2018) Area constrained performance optimized asnoc synthesis with thermal-aware white space allocation and redistribution. Integration 60:167\u2013189. https:\/\/doi.org\/10.1016\/j.vlsi.2017.09.004","journal-title":"Integration"},{"key":"8623_CR9","doi-asserted-by":"publisher","first-page":"167","DOI":"10.1016\/j.vlsi.2017.02.010","volume":"58","author":"P Mukherjee","year":"2017","unstructured":"Mukherjee P, Chattopadhyay S (2017) Low power low latency floorplan-aware path synthesis in application-specific network-on-chip design. Integration 58:167\u2013188. https:\/\/doi.org\/10.1016\/j.vlsi.2017.02.010","journal-title":"Integration"},{"key":"8623_CR10","doi-asserted-by":"publisher","unstructured":"John JT, Dahare N, Chaithanya B, Reuben J (2016) Communication centric floorplanning of noc based system on chip. Procedia Computer Science 93, 259\u2013268 https:\/\/doi.org\/10.1016\/j.procs.2016.07.209 . Proceedings of the 6th International Conference on Advances in Computing and Communications","DOI":"10.1016\/j.procs.2016.07.209"},{"key":"8623_CR11","doi-asserted-by":"publisher","unstructured":"Srinivasan K, Chatha KS, Konjevod G (2006) Linear-programming-based techniques for synthesis of network-on-chip architectures. IEEE Trans Very Large Scale Integr (VLSI) Syst 14(4):407\u2013420. https:\/\/doi.org\/10.1109\/TVLSI.2006.871762","DOI":"10.1109\/TVLSI.2006.871762"},{"issue":"3","key":"8623_CR12","doi-asserted-by":"publisher","first-page":"418","DOI":"10.1007\/s11227-011-0599-z","volume":"61","author":"G Lai","year":"2012","unstructured":"Lai G, Lin X (2012) Floorplan-aware application-specific network-on-chip topology synthesis using genetic algorithm technique. J Supercomputing 61(3):418\u2013437","journal-title":"J Supercomputing"},{"key":"8623_CR13","doi-asserted-by":"publisher","unstructured":"Leary G, Srinivasan K, Mehta K, Chatha KS (2009) Design of network-on-chip architectures with a genetic algorithm-based technique. Very Large Scale Integration (VLSI) Systems. IEEE Transactions on 17(5):674\u2013687. https:\/\/doi.org\/10.1109\/TVLSI.2008.2011205","DOI":"10.1109\/TVLSI.2008.2011205"},{"key":"8623_CR14","doi-asserted-by":"publisher","first-page":"196","DOI":"10.1016\/j.jpdc.2020.09.013","volume":"147","author":"VA Bhaskar","year":"2021","unstructured":"Bhaskar VA, Venkatesh TG (2021) Performance analysis of network-on-chip in many-core processors. J Parallel Distrib Comput 147:196\u2013208. https:\/\/doi.org\/10.1016\/j.jpdc.2020.09.013","journal-title":"J Parallel Distrib Comput"},{"key":"8623_CR15","doi-asserted-by":"publisher","first-page":"80","DOI":"10.1016\/j.jpdc.2020.04.011","volume":"144","author":"SYH Mirmahaleh","year":"2020","unstructured":"Mirmahaleh SYH, Reshadi M, Bagherzadeh N (2020) Flow mapping on mesh-based deep learning accelerator. J Parallel Distrib Comput 144:80\u201397. https:\/\/doi.org\/10.1016\/j.jpdc.2020.04.011","journal-title":"J Parallel Distrib Comput"},{"key":"8623_CR16","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2019.104655","volume":"94","author":"SYH Mirmahaleh","year":"2019","unstructured":"Mirmahaleh SYH, Rahmani AM (2019) Dnn pruning and mapping on noc-based communication infrastructure. Microelectron J 94:104655. https:\/\/doi.org\/10.1016\/j.mejo.2019.104655","journal-title":"Microelectron J"},{"issue":"4","key":"8623_CR17","doi-asserted-by":"publisher","first-page":"528","DOI":"10.1109\/TC.2017.2770130","volume":"67","author":"K Manna","year":"2018","unstructured":"Manna K, Mukherjee P, Chattopadhyay S, Sengupta I (2018) Thermal-aware application mapping strategy for network-on-chip based system design. IEEE Trans Comput 67(4):528\u2013542. https:\/\/doi.org\/10.1109\/TC.2017.2770130","journal-title":"IEEE Trans Comput"},{"issue":"4","key":"8623_CR18","doi-asserted-by":"publisher","first-page":"1383","DOI":"10.1007\/s11241-019-09327-x","volume":"55","author":"P Mukherjee","year":"2019","unstructured":"Mukherjee P, Jain K, Chattopadhyay S (2019) Thermal-aware task allocation and scheduling for periodic real-time applications in mesh-based heterogeneous nocs. Real-Time Syst 55(4):1383\u20131573. https:\/\/doi.org\/10.1007\/s11241-019-09327-x","journal-title":"Real-Time Syst"},{"key":"8623_CR19","unstructured":"Heterogeneous Integration Roadmap Committee: (2021) Heterogeneous Integration Roadmap: High-Performance Computing Chapter. Technical report, IEEE Electronics Packaging Society . https:\/\/eps.ieee.org\/images\/files\/HIR_2021\/ch02_hpc.pdf"},{"issue":"11","key":"8623_CR20","doi-asserted-by":"publisher","first-page":"4365","DOI":"10.1007\/s11227-016-1746-3","volume":"72","author":"C-H Cheng","year":"2016","unstructured":"Cheng C-H, Chen W-M (2016) Application mapping onto mesh-based network-on-chip using constructive heuristic algorithms. J Supercomput 72(11):4365\u20134378. https:\/\/doi.org\/10.1007\/s11227-016-1746-3","journal-title":"J Supercomput"},{"key":"8623_CR21","doi-asserted-by":"publisher","first-page":"92","DOI":"10.1016\/j.vlsi.2018.02.002","volume":"62","author":"N Chatterjee","year":"2018","unstructured":"Chatterjee N, Mukherjee P, Chattopadhyay S (2018) Reliability-aware application mapping onto mesh based network-on-chip. Integration 62:92\u2013113. https:\/\/doi.org\/10.1016\/j.vlsi.2018.02.002","journal-title":"Integration"},{"key":"8623_CR22","doi-asserted-by":"crossref","unstructured":"Mukherjee P, Ghosh S, Rahaman H, Chattopadhyay S (2025) Thermal and congestion-aware deadlock-free application-specific novel halted routing strategy in 3d nocs. Integration 102534","DOI":"10.1016\/j.vlsi.2025.102534"},{"key":"8623_CR23","doi-asserted-by":"publisher","first-page":"54","DOI":"10.1016\/j.nancom.2018.12.001","volume":"19","author":"P Kullu","year":"2019","unstructured":"Kullu P, Tosun S (2019) Energy-aware and fault-tolerant custom topology design method for network-on-chips. Nano Commun Networks 19:54\u201366. https:\/\/doi.org\/10.1016\/j.nancom.2018.12.001","journal-title":"Nano Commun Networks"},{"key":"8623_CR24","doi-asserted-by":"publisher","first-page":"69","DOI":"10.1016\/j.comnet.2019.03.014","volume":"158","author":"NL Venkataraman","year":"2019","unstructured":"Venkataraman NL, Kumar R (2019) Design and analysis of application specific network on chip for reliable custom topology. Comput Netw 158:69\u201376. https:\/\/doi.org\/10.1016\/j.comnet.2019.03.014","journal-title":"Comput Netw"},{"key":"8623_CR25","doi-asserted-by":"publisher","first-page":"76","DOI":"10.1016\/j.vlsi.2020.09.001","volume":"76","author":"P Narayanasamy","year":"2021","unstructured":"Narayanasamy P, Gopalakrishnan S, Muthurathinam S (2021) Custom noc topology generation using discrete antlion trapping mechanism. Integration 76:76\u201386. https:\/\/doi.org\/10.1016\/j.vlsi.2020.09.001","journal-title":"Integration"},{"key":"8623_CR26","doi-asserted-by":"publisher","first-page":"146","DOI":"10.1016\/j.vlsi.2022.11.011","volume":"89","author":"P Narayanasamy","year":"2023","unstructured":"Narayanasamy P, Gopalakrishnan S (2023) Novel fault tolerance topology using corvus seek algorithm for application specific noc. Integration 89:146\u2013154. https:\/\/doi.org\/10.1016\/j.vlsi.2022.11.011","journal-title":"Integration"},{"key":"8623_CR27","doi-asserted-by":"publisher","first-page":"76759","DOI":"10.1109\/ACCESS.2021.3082852","volume":"9","author":"PV Bhanu","year":"2021","unstructured":"Bhanu PV, Govindan R, Kumar R, Singh V, Soumya J, Cenkeramaddi LR (2021) Fault-tolerant application-specific topology-based noc and its prototype on an fpga. IEEE Access 9:76759\u201376779. https:\/\/doi.org\/10.1109\/ACCESS.2021.3082852","journal-title":"IEEE Access"},{"issue":"6","key":"8623_CR28","doi-asserted-by":"publisher","first-page":"1191","DOI":"10.1109\/TCAD.2019.2952134","volume":"39","author":"S Chen","year":"2020","unstructured":"Chen S, Ge M, Li Z, Huang J, Xu Q, Wu F (2020) Generalized fault-tolerance topology generation for application-specific network-on-chips. IEEE Trans Comput Aided Des Integr Circuits Syst 39(6):1191\u20131204. https:\/\/doi.org\/10.1109\/TCAD.2019.2952134","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"8623_CR29","doi-asserted-by":"publisher","unstructured":"Kashi S, Patooghy A, Rahmati D, Fazeli M, Kinsy MA (2018) Application Specific Networks-on-chip Synthesis: An energy efficient approach. In: 2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), pp. 52\u201357. https:\/\/doi.org\/10.1109\/ISVLSI.2018.00020","DOI":"10.1109\/ISVLSI.2018.00020"},{"issue":"7","key":"8623_CR30","doi-asserted-by":"publisher","first-page":"1089","DOI":"10.1109\/TCAD.2017.2650989","volume":"36","author":"K Wang","year":"2017","unstructured":"Wang K, Dong S, Jiao F (2017) Tsf3d: Msv-driven power optimization for application-specific 3d network-on-chip. IEEE Trans Comput Aided Des Integr Circuits Syst 36(7):1089\u20131102. https:\/\/doi.org\/10.1109\/TCAD.2017.2650989","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"8623_CR31","doi-asserted-by":"publisher","unstructured":"Bhanu PV, Soumya J (2019) Fault-tolerant Application-sSpecific Network-on-chip Design Using Discrete Particle Swarm Optimization. In: 2019 14th Conference on Industrial and Information Systems (ICIIS), pp. 500\u2013505. https:\/\/doi.org\/10.1109\/ICIIS47346.2019.9063339","DOI":"10.1109\/ICIIS47346.2019.9063339"},{"key":"8623_CR32","doi-asserted-by":"publisher","unstructured":"Gangwar A, Agarwal NK, Sreedharan R, Prasad A, Gade SH, Xu Z (2020) Automated Synthesis of Custom Networks-on-chip for real World Applications. In: Proceedings of the 39th International Conference on Computer-Aided Design. ICCAD \u201920. Association for Computing Machinery, New York, NY, USA. https:\/\/doi.org\/10.1145\/3400302.3415656","DOI":"10.1145\/3400302.3415656"},{"key":"8623_CR33","doi-asserted-by":"crossref","unstructured":"Liu S, Radetzki M (2024) Synergistic Floorplanning and Routing Topology Co-design for Application-Specific noc Synthesis. In: 2024 IEEE 17th International Symposium on Embedded Multicore\/Many-core Systems-on-Chip (MCSoC). IEEE, pp 179\u2013186","DOI":"10.1109\/MCSoC64144.2024.00039"},{"key":"8623_CR34","doi-asserted-by":"publisher","unstructured":"Weng-Yew\u00a0Chang R, See K-Y, Tan Y-L (2008) Impacts of Bends and Ground Return vias on Interconnects for High Speed ghz Designs. In: 2008 Asia-Pacific Symposium on Electromagnetic Compatibility and 19th International Zurich Symposium on Electromagnetic Compatibility, 502\u2013505. https:\/\/doi.org\/10.1109\/APEMC.2008.4559922","DOI":"10.1109\/APEMC.2008.4559922"},{"key":"8623_CR35","doi-asserted-by":"crossref","unstructured":"Fischer T, Rogenmoser M, Benz T, G\u00fcrkaynak FK, Benini L (2025) Floonoc: A 645-gb\/s\/link 0.15-pj\/b\/hop open-source noc with wide physical links and end-to-end axi4 parallel multistream support. IEEE Transactions on Very Large Scale Integration (VLSI) Systems","DOI":"10.1109\/TVLSI.2025.3527225"},{"key":"8623_CR36","doi-asserted-by":"crossref","unstructured":"Jain V, Cavalcante M, Bruschi N, Rogenmoser M, Benz T, Kurth A, Rossi D, Benini L, Verhelst M (2023) Patronoc: Parallel axi Transport Reducing Overhead for Networks-on-chip Targeting Multi-accelerator dnn Platforms at the Edge. 60th ACM\/IEEE Design Automation Conference (DAC). IEEE, pp 1\u20136","DOI":"10.1109\/DAC56929.2023.10247800"},{"issue":"8","key":"8623_CR37","doi-asserted-by":"publisher","first-page":"2249","DOI":"10.1109\/TCAD.2024.3371255","volume":"43","author":"S Ramesh","year":"2024","unstructured":"Ramesh S, Manna K, Gogineni VC, Chattopadhyay S, Mahapatra S (2024) Congestion-aware vertical link placement and application mapping onto 3-d network-on-chip architectures. IEEE Trans Comput Aided Des Integr Circuits Syst 43(8):2249\u20132262","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"8623_CR38","unstructured":"Zhang R, Stan MR, Skadron K (2015) Hotspot 6.0: Validation, acceleration and extension. University of Virginia,(CS-2015-04 Technical Report)"},{"key":"8623_CR39","unstructured":"Gay DM User\u2019s manual for cplex (Technical report IBM)"},{"key":"8623_CR40","unstructured":"Vallerio K Task Graphs for free (TGFF V3.0) (Technical Report)"},{"key":"8623_CR41","doi-asserted-by":"publisher","unstructured":"Jiang N, Becker DU, Michelogiannakis G, Balfour J, Towles B, Shaw DE, Kim J, Dally WJ (2013) A detailed and Flexible Cycle-accurate Network-on-chip Simulator. In: IEEE Int. Symp. Perform. Analys. Syst. Softw., pp. 86\u201396. https:\/\/doi.org\/10.1109\/ISPASS.2013.6557149","DOI":"10.1109\/ISPASS.2013.6557149"},{"key":"8623_CR42","doi-asserted-by":"publisher","unstructured":"Wang H-S, Zhu X, Peh L-S, Malik S (2002) Orion: A Power-performance Simulator for Interconnection Networks. In: Microarchitecture, 2002. (MICRO-35). In: Proceedings. 35th Annual IEEE\/ACM International Symposium On, pp. 294\u2013305. https:\/\/doi.org\/10.1109\/MICRO.2002.1176258","DOI":"10.1109\/MICRO.2002.1176258"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-026-08623-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11227-026-08623-1","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-026-08623-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,22]],"date-time":"2026-06-22T02:16:15Z","timestamp":1782094575000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11227-026-08623-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,6,22]]},"references-count":42,"journal-issue":{"issue":"9","published-online":{"date-parts":[[2026,6]]}},"alternative-id":["8623"],"URL":"https:\/\/doi.org\/10.1007\/s11227-026-08623-1","relation":{},"ISSN":["1573-0484"],"issn-type":[{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,6,22]]},"assertion":[{"value":"13 May 2025","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"19 May 2026","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"22 June 2026","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare that they have no conflict of interest.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}},{"value":"Not applicable.","order":3,"name":"Ethics","group":{"name":"EthicsHeading","label":"Ethics approval and consent to participate"}},{"value":"All the authors declare their consent for publication of the article on acceptance.","order":4,"name":"Ethics","group":{"name":"EthicsHeading","label":"Consent for publication"}}],"article-number":"517"}}