{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,26]],"date-time":"2026-06-26T17:53:37Z","timestamp":1782496417370,"version":"3.54.5"},"reference-count":28,"publisher":"Springer Science and Business Media LLC","issue":"9","license":[{"start":{"date-parts":[[2026,6,26]],"date-time":"2026-06-26T00:00:00Z","timestamp":1782432000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0"},{"start":{"date-parts":[[2026,6,26]],"date-time":"2026-06-26T00:00:00Z","timestamp":1782432000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0"}],"funder":[{"name":"Generalitat Valenciana,Spain","award":["CIACIF\/2021\/413"],"award-info":[{"award-number":["CIACIF\/2021\/413"]}]},{"DOI":"10.13039\/100031478","name":"NextGenerationEU","doi-asserted-by":"publisher","award":["MCIN\/AEI \/10.13039\/501100011033"],"award-info":[{"award-number":["MCIN\/AEI \/10.13039\/501100011033"]}],"id":[{"id":"10.13039\/100031478","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004837","name":"Ministerio de Ciencia e Innovaci\u00f3n","doi-asserted-by":"publisher","award":["PID2024-158682OB-C31"],"award-info":[{"award-number":["PID2024-158682OB-C31"]}],"id":[{"id":"10.13039\/501100004837","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003359","name":"Generalitat Valenciana","doi-asserted-by":"publisher","award":["CIPROM\/2024\/007"],"award-info":[{"award-number":["CIPROM\/2024\/007"]}],"id":[{"id":"10.13039\/501100003359","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"DOI":"10.1007\/s11227-026-08676-2","type":"journal-article","created":{"date-parts":[[2026,6,26]],"date-time":"2026-06-26T17:31:30Z","timestamp":1782495090000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["SYNPA: understanding the impact of the interference modeling on thread-to-core allocation policies for SMT ARM processors"],"prefix":"10.1007","volume":"82","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4334-460X","authenticated-orcid":false,"given":"Marta","family":"Navarro","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Josu\u00e9","family":"Feliu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Salvador","family":"Petit","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mar\u00eda E.","family":"G\u00f3mez","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Julio","family":"Sahuquillo","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2026,6,26]]},"reference":[{"key":"8676_CR1","doi-asserted-by":"crossref","unstructured":"Tullsen DM, Eggers SJ, Levy HM (1995) Simultaneous multithreading: maximizing on-chip parallelism. ISCA \u201995. pp 392\u2013403","DOI":"10.1145\/223982.224449"},{"issue":"2","key":"8676_CR2","doi-asserted-by":"publisher","first-page":"15","DOI":"10.1109\/MM.2021.3055451","volume":"41","author":"R Sugumar","year":"2021","unstructured":"Sugumar R, Shah M, Ramirez R (2021) Marvell thunderx3: next-generation arm-based server processor. IEEE Micro 41(2):15\u201321","journal-title":"IEEE Micro"},{"key":"8676_CR3","doi-asserted-by":"crossref","unstructured":"Navarro M, Feliu J, Petit S, G\u00f3mez ME, Sahuquillo J (2024) SYNPA: SMT performance analysis and allocation of threads to cores in arm processors. In: IEEE International Parallel & Distributed Processing Symposium (IPDPS 2024)","DOI":"10.1109\/IPDPS57955.2024.00068"},{"key":"8676_CR4","doi-asserted-by":"publisher","unstructured":"McGregor RL, Antonopoulos CD, Nikolopoulos DS (2005) Scheduling algorithms for effective thread pairing on hybrid multiprocessors. In: Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS\u201905)\u2013Papers Vol 01. IPDPS \u201905, pp. 28\u20131. IEEE Computer Society, USA. https:\/\/doi.org\/10.1109\/IPDPS.2005.390","DOI":"10.1109\/IPDPS.2005.390"},{"key":"8676_CR5","doi-asserted-by":"crossref","unstructured":"Snavely A, Tullsen DM (2000) Symbiotic jobscheduling for simultaneous multithreading processor. International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS). pp 234\u2013244","DOI":"10.1145\/378993.379244"},{"key":"8676_CR6","doi-asserted-by":"crossref","unstructured":"Settle A, Kihm J, Janiszewski A, Connors D (2004) Architectural support for enhanced SMT job scheduling. International Conference on Parallel Architectures and Compilation Techniques (PACT). pp 63\u201373","DOI":"10.1109\/PACT.2004.1342542"},{"key":"8676_CR7","doi-asserted-by":"crossref","unstructured":"Feliu J, Sahuquillo J, Petit S, Duato J (2013) L1-bandwidth aware thread allocation in multicore SMT processors. Proceedings of the 22nd International Conference on Parallel Architectures and Compilation Techniques. pp 123\u2013132","DOI":"10.1109\/PACT.2013.6618803"},{"key":"8676_CR8","unstructured":"Vega A, Buyuktosunoglu A, Bose P (2013) SMT-centric power-aware thread placement in chip multiprocessors. Proceedings of the 22nd International Conference on Parallel Architectures and Compilation Techniques (PACT). pp 167\u2013176"},{"issue":"1","key":"8676_CR9","doi-asserted-by":"publisher","first-page":"26","DOI":"10.1109\/LCA.2021.3051393","volume":"20","author":"M Navarro","year":"2021","unstructured":"Navarro M, Pons L, Sahuquillo J (2021) Hy-sched: a simple hyperthreading-aware thread to core allocation strategy. IEEE Comput Archit Lett 20(1):26\u201329","journal-title":"IEEE Comput Archit Lett"},{"key":"8676_CR10","doi-asserted-by":"crossref","unstructured":"Eyerman S, Eeckhout L, Karkhanis T, Smith JE (2006) A performance counter architecture for computing accurate CPI components. International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS). pp 175\u2013184","DOI":"10.1145\/1168857.1168880"},{"key":"8676_CR11","doi-asserted-by":"crossref","unstructured":"Eyerman S, Eeckhout L (2009) Per-thread cycle accounting in SMT processors. The International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS). pp 133\u2013144","DOI":"10.1145\/1508244.1508260"},{"key":"8676_CR12","doi-asserted-by":"crossref","unstructured":"Yasin A (2014) A Top-Down method for performance analysis and counters architecture. IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). pp 35\u201344","DOI":"10.1109\/ISPASS.2014.6844459"},{"key":"8676_CR13","doi-asserted-by":"crossref","unstructured":"Feliu J, Eyerman S, Sahuquillo J, Petit S (2016) Symbiotic job scheduling on the IBM POWER8. In: 2016 IEEE International Symposium on High-Performance Computer Architecture (HPCA). pp 669\u2013680","DOI":"10.1109\/HPCA.2016.7446103"},{"key":"8676_CR14","doi-asserted-by":"crossref","unstructured":"Moseley T, Kihm JL, Connors DA, Grunwald D (2005) Methods for modeling resource contention on simultaneous multithreading processors. International Conference on Computer Design: VLSI in Computers and Processors. pp 373\u2013380","DOI":"10.1109\/ICCD.2005.74"},{"key":"8676_CR15","doi-asserted-by":"crossref","unstructured":"Radojkovi\u0107 P, \u010cakarevi\u0107 V, Moret\u00f3 M, Verd\u00fa J, Pajuelo A, Cazorla FJ, Nemirovsky M, Valero M (2012) Optimal task assignment in multithreaded processors: a statistical approach. In: International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS). pp 235\u2013248","DOI":"10.1145\/2150976.2151002"},{"key":"8676_CR16","doi-asserted-by":"crossref","unstructured":"Zhang Y, Laurenzano MA, Mars J, Tang L (2014) SMiTe: precise QoS prediction on real-system SMT processors to improve utilization in warehouse scale computers. In: International Symposium on Microarchitecture (MICRO). pp 406\u2013418","DOI":"10.1109\/MICRO.2014.53"},{"key":"8676_CR17","doi-asserted-by":"crossref","unstructured":"Eyerman S, Eeckhout L (2010) Probabilistic job symbiosis modeling for SMT processor scheduling. International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS). pp 91\u2013102","DOI":"10.1145\/1736020.1736033"},{"key":"8676_CR18","unstructured":"(2020) ARM: Armv8.1-M Performance Monitoring User Guide. Version, vol 1. pp 186"},{"key":"8676_CR19","unstructured":"Dixon M, Hammarlund P, Jourdan S, Singhal R (2010) The next-generation intel core microarchitecture. Intel Technol J 14(3)"},{"issue":"125\u2013130","key":"8676_CR20","first-page":"55","volume":"69","author":"J Edmonds","year":"1965","unstructured":"Edmonds J (1965) Maximum matching and a polyhedron with 0, 1-vertices. J Res Natl Bur Standard B 69(125\u2013130):55\u201356","journal-title":"J Res Natl Bur Standard B"},{"key":"8676_CR21","unstructured":"ThunderX2 CN9975\u2013Cavium (2019). Accessed on 19 Apr 2024. https:\/\/en.wikichip.org\/wiki\/cavium\/thunderx2\/cn9975"},{"key":"8676_CR22","unstructured":"Vulcan - Microarchitectures\u2013Cavium (2019). Accessed on 19 Apr 2024. https:\/\/en.wikichip.org\/wiki\/cavium\/microarchitectures\/vulcan?utm_content=cmp-true"},{"key":"8676_CR23","unstructured":"CentOS Mirror (2020). Accessed on 19 Apr 2024. http:\/\/mirror.centos.org\/altarch\/"},{"key":"8676_CR24","unstructured":"Perf: Linux profiling with performance counters (2023). Accessed on 19 Apr 2024. https:\/\/perf.wiki.kernel.org\/index.php\/Main_Page"},{"key":"8676_CR25","unstructured":"sched_seaffinity(2)\u2013Linux manual page (2023). Accessed on 19 Apr 2024. https:\/\/man7.org\/linux\/man-pages\/man2\/sched_setaffinity.2.html"},{"issue":"4","key":"8676_CR26","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1186736.1186737","volume":"34","author":"JL Henning","year":"2006","unstructured":"Henning JL (2006) SPEC CPU2006 benchmark descriptions. ACM SIGARCH Comput Architect News 34(4):1\u201317","journal-title":"ACM SIGARCH Comput Architect News"},{"key":"8676_CR27","doi-asserted-by":"crossref","unstructured":"Limaye A, Adegbija T (2018) A workload characterization of the SPEC CPU2017 benchmark suite. In: IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). pp 149\u2013158","DOI":"10.1109\/ISPASS.2018.00028"},{"issue":"3","key":"8676_CR28","doi-asserted-by":"publisher","first-page":"42","DOI":"10.1109\/MM.2008.44","volume":"28","author":"S Eyerman","year":"2008","unstructured":"Eyerman S, Eeckhout L (2008) System-level performance metrics for multiprogram workloads. IEEE Micro 28(3):42\u201353. https:\/\/doi.org\/10.1109\/MM.2008.44","journal-title":"IEEE Micro"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-026-08676-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11227-026-08676-2","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-026-08676-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,26]],"date-time":"2026-06-26T17:31:40Z","timestamp":1782495100000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11227-026-08676-2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,6,26]]},"references-count":28,"journal-issue":{"issue":"9","published-online":{"date-parts":[[2026,6]]}},"alternative-id":["8676"],"URL":"https:\/\/doi.org\/10.1007\/s11227-026-08676-2","relation":{},"ISSN":["1573-0484"],"issn-type":[{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,6,26]]},"assertion":[{"value":"12 September 2025","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"13 June 2026","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"26 June 2026","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare no conflict of interest.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}],"article-number":"536"}}