{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,2]],"date-time":"2026-02-02T14:07:28Z","timestamp":1770041248290,"version":"3.49.0"},"reference-count":33,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2015,6,12]],"date-time":"2015-06-12T00:00:00Z","timestamp":1434067200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Telecommun Syst"],"published-print":{"date-parts":[[2016,5]]},"DOI":"10.1007\/s11235-015-0075-9","type":"journal-article","created":{"date-parts":[[2015,6,12]],"date-time":"2015-06-12T01:36:45Z","timestamp":1434073005000},"page":"199-214","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":13,"title":["Proposing an optimal structure for the architecture of wireless networks on chip"],"prefix":"10.1007","volume":"62","author":[{"given":"Bahareh","family":"Bahrami","sequence":"first","affiliation":[]},{"given":"Mohammad Ali Jabraeil","family":"Jamali","sequence":"additional","affiliation":[]},{"given":"Shahram","family":"Saeidi","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2015,6,12]]},"reference":[{"key":"75_CR1","doi-asserted-by":"crossref","unstructured":"Benini, L., & De Micheli, G. (2002). Network on chip: A new paradigm for systems on chip design. In Proceedings of Design, Automation and Test in Europe Conference and Exhibition (pp. 418-419).","DOI":"10.1109\/DATE.2002.998307"},{"key":"75_CR2","unstructured":"ITRS, International Technology Roadmap for Semiconductors (2007)."},{"issue":"9","key":"75_CR3","doi-asserted-by":"crossref","first-page":"1246","DOI":"10.1109\/TC.2008.78","volume":"57","author":"A Shacham","year":"2008","unstructured":"Shacham, A., Bergman, K., & Carloni, L. (2008). Photonic networks-on-chip for future generations of chip multiprocessors. IEEE Transactions on Computers, 57(9), 1246\u20131260.","journal-title":"IEEE Transactions on Computers"},{"key":"75_CR4","doi-asserted-by":"crossref","unstructured":"Chang, M., Cong, J., Kaplan, A., Naik, M., Reinman, G., Socher, E., & Tam, S.-W. (2008). CMP network-on-chip overlaid with multi-band RF-interconnect. In Proceedings of IEEE International Symposium High-Performance Computer Architecture (HPCA) (pp. 191\u2013202).","DOI":"10.1109\/HPCA.2008.4658639"},{"key":"75_CR5","doi-asserted-by":"crossref","unstructured":"Carloni, L., Pande, P., & Xie, Y. (2009). Network-on-chip in emerging interconnect paradigms: Advantages and challenges. In Proceedings of $$3^{rd}$$ 3 rd ACM\/IEEE International Symposium Network-on-Chip (pp. 93\u2013102).","DOI":"10.1109\/NOCS.2009.5071456"},{"issue":"9","key":"75_CR6","doi-asserted-by":"crossref","first-page":"1230","DOI":"10.1109\/TC.2008.86","volume":"57","author":"D Zhao","year":"2008","unstructured":"Zhao, D., & Wang, Y. (2008). SD-MAC: Design and Synthesis of a hardware-efficient collision-free QoS-aware MAC protocol for wireless network-on-chip. IEEE Transactions on Computers, 57(9), 1230\u20131245.","journal-title":"IEEE Transactions on Computers"},{"key":"75_CR7","doi-asserted-by":"crossref","unstructured":"Hu, W.-H., Wang, C., & Bagherzadeh, N. (2012). Design and analysis of a mesh-based wireless network-on-chip. In Proceedings of $$20^{th}$$ 20 th Euromicro International Parallel, Distributed and Network-Based Processing (PDP) Conference (pp. 483\u2013490).","DOI":"10.1109\/PDP.2012.19"},{"key":"75_CR8","unstructured":"ARM. ARM11 MPCore. ( http:\/\/www.arm.com )."},{"key":"75_CR9","unstructured":"IBM. IBM PowerPC405 Embedded Core. ( http:\/\/www.ibm.com )."},{"key":"75_CR10","doi-asserted-by":"crossref","unstructured":"Wang, C., Hu, W.-H., & Bagherzadeh, N. (2011). A wireless network-on-chip design for multicore platforms. In Proceedings of $$19^{th}$$ 19 th Euromicro International Parallel, Distributed and Network-Based Processing (PDP) Conference (pp. 409\u2013416).","DOI":"10.1109\/PDP.2011.37"},{"issue":"7","key":"75_CR11","doi-asserted-by":"crossref","first-page":"555","DOI":"10.1016\/j.micpro.2011.10.002","volume":"36","author":"C Wang","year":"2012","unstructured":"Wang, C., Hu, W.-H., & Bagherzadeh, N. (2012). A load-balanced congestion-aware wireless network-on-chip design for multicore platforms. Microprocessor and Microsystems, 36(7), 555\u2013570.","journal-title":"Microprocessor and Microsystems"},{"issue":"4598","key":"75_CR12","doi-asserted-by":"crossref","first-page":"671","DOI":"10.1126\/science.220.4598.671","volume":"220","author":"S Kirkpatrick","year":"1983","unstructured":"Kirkpatrick, S., Gelatt, C, Jr, Vecchi, M., & McCoy, A. (1983). Optimization by simulated annealing. Science, 220(4598), 671\u2013679.","journal-title":"Science"},{"key":"75_CR13","volume-title":"Adaptation in natural and artificial systems","author":"J Holland","year":"1975","unstructured":"Holland, J. (1975). Adaptation in natural and artificial systems. Ann Arbor: University of Michigan Press."},{"key":"75_CR14","doi-asserted-by":"crossref","unstructured":"Pavlidis, V., & Friedman, E. (2006). 3-D topologies for networks-on-chip. In IEEE International SOC Conference (pp. 285\u2013288).","DOI":"10.1109\/SOCC.2006.283899"},{"key":"75_CR15","doi-asserted-by":"crossref","unstructured":"Pande, P., Ganguly, A., Chang, K., & Teuscher, C. (2009). Hybrid wireless network on chip: A new paradigm in multi-core design. In $$2^{nd}$$ 2 nd International Workshop on Network on Chip Architectures (pp. 71\u201376).","DOI":"10.1145\/1645213.1645230"},{"key":"75_CR16","doi-asserted-by":"crossref","unstructured":"Deb, S., Ganguly, A., Chang, K., Pande, P., Belzer, B., & Heo, D. (2010). Enhancing performance of network-on-chip architectures with millimeter-wave wireless interconnects. In the 21st IEEE International Conference on Application-specific Systems Architectures and Processors.","DOI":"10.1109\/ASAP.2010.5540799"},{"key":"75_CR17","doi-asserted-by":"crossref","unstructured":"Shacham, A., Bergman, K., & Carloni, L. P. (2007). On the design of a photonic network-on-chip. In Proceedings SNC (pp. 53\u201364).","DOI":"10.1109\/NOCS.2007.35"},{"issue":"7","key":"75_CR18","doi-asserted-by":"crossref","first-page":"1337","DOI":"10.1109\/JPROC.2009.2020712","volume":"9","author":"AV Krishnamoorthy","year":"2009","unstructured":"Krishnamoorthy, A. V., Ho, R., Zheng, X., et al. (2009). Computer systems based on silicon photonic interconnects. Proceedings of the IEEE, 9(7), 1337\u20131361.","journal-title":"Proceedings of the IEEE"},{"key":"75_CR19","doi-asserted-by":"crossref","unstructured":"Gu, H., & Xu. J. (2009). Design of 3D optical network on chip. In Proceedings SOPO (pp. 1\u20134).","DOI":"10.1109\/SOPO.2009.5230071"},{"issue":"4","key":"75_CR20","doi-asserted-by":"crossref","first-page":"584","DOI":"10.1109\/TCAD.2012.2228739","volume":"32","author":"Y Ye","year":"2013","unstructured":"Ye, Y., Xu, J., Huang, B., et al. (2013). 3-D mesh-based optical network-on-chip for multiprocessor system-on-chip. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 32(4), 584\u2013596.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"75_CR21","doi-asserted-by":"crossref","unstructured":"Cai, Q., Hou, W., & Yu, C. (2014). Design and OPNET implementation of routing algorithm in 3D optical network on chip. In Proceedings IEEE\/CIC (pp. 112\u2013115).","DOI":"10.1109\/ICCChina.2014.7008253"},{"issue":"12","key":"75_CR22","doi-asserted-by":"crossref","first-page":"1069","DOI":"10.1587\/elex.9.1069","volume":"9","author":"L Bai","year":"2012","unstructured":"Bai, L., Gu, H., Yang, Y., & Wang, K. (2012). A crosstalk aware routing algorithm for Benes ONoC. IEICE Electronics Express, 9(12), 1069\u20131074.","journal-title":"IEICE Electronics Express"},{"key":"75_CR23","unstructured":"Hou, W., et al. (2014). 3D torus ONoC: Topology design, router modeling and routing algorithm. Proceeding ICOCN."},{"issue":"1","key":"75_CR24","doi-asserted-by":"crossref","first-page":"1","DOI":"10.2174\/2352628901401010001","volume":"1","author":"S Wang","year":"2014","unstructured":"Wang, S., & Jin, T. (2014). Wireless network-on-chip: A survey. Journal of Engineering, 1(1), 1\u20137.","journal-title":"Journal of Engineering"},{"key":"75_CR25","unstructured":"Kim, K., Yoon, H., & O, K. (2000). On-chip wireless interconnection with integrated antennas. In Electron Devices Meeting (pp. 485\u2013488)."},{"issue":"5","key":"75_CR26","doi-asserted-by":"crossref","first-page":"543","DOI":"10.1109\/4.997846","volume":"37","author":"B Floyd","year":"2002","unstructured":"Floyd, B., Hung, C.-M., & O, K. (2002). Intra-chip wireless interconnect for clock distribution implemented with integrated antennas, receivers, and transmitters. IEEE Journal of Solid-State Circuits, 37(5), 543\u2013552.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"75_CR27","doi-asserted-by":"crossref","unstructured":"Zhao, D., Wang, Y., Li, J., & Kikkawa, T. (2011). Design of multi-channel wireless noc to improve on-chip communication capacity. In Fifth ACM\/IEEE International Symposium on Network-on-Chip (pp. 177\u2013184).","DOI":"10.1145\/1999946.1999975"},{"issue":"4","key":"75_CR28","doi-asserted-by":"crossref","first-page":"261","DOI":"10.25088\/ComplexSystems.15.4.261","volume":"15","author":"M Tomassini","year":"2005","unstructured":"Tomassini, M., Giacobini, M., & Darabos, C. (2005). Evolution and dynamics of small-world cellular automata. Complex Systems, 15(4), 261\u2013284.","journal-title":"Complex Systems"},{"key":"75_CR29","volume-title":"Combinatorial optimization: Theory and algorithms","author":"B Korte","year":"2008","unstructured":"Korte, B., & Vygen, J. (2008). Combinatorial optimization: Theory and algorithms (4th ed.). Berlin: Springer.","edition":"4"},{"key":"75_CR30","volume-title":"Principles and practices of interconnection networks","author":"W Dally","year":"2003","unstructured":"Dally, W., & Towles, B. (2003). Principles and practices of interconnection networks (1st ed.). San Francisco: Morgan Kaufmann.","edition":"1"},{"key":"75_CR31","volume-title":"Introduction to parallel processing algorithms and architectures","author":"B Parhami","year":"2002","unstructured":"Parhami, B. (2002). Introduction to parallel processing algorithms and architectures. New York: Kluwer Academic Publishers."},{"key":"75_CR32","volume-title":"Advanced computer architecture and parallel processing","author":"H El-Rewini","year":"2005","unstructured":"El-Rewini, H., & Abd-El-Barr, M. (2005). Advanced computer architecture and parallel processing. New Jersey: Wiley."},{"key":"75_CR33","doi-asserted-by":"crossref","unstructured":"Soteriou, V., Eisley, N., Wang, H., Li, B., & Peh, L.-S. (2006). Polaris: A system-level roadmap for on-chip interconnection networks. In International Conference on Computer Design (pp. 134\u2013141).","DOI":"10.1109\/ICCD.2006.4380806"}],"container-title":["Telecommunication Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11235-015-0075-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11235-015-0075-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11235-015-0075-9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,28]],"date-time":"2025-05-28T15:20:58Z","timestamp":1748445658000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11235-015-0075-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6,12]]},"references-count":33,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2016,5]]}},"alternative-id":["75"],"URL":"https:\/\/doi.org\/10.1007\/s11235-015-0075-9","relation":{},"ISSN":["1018-4864","1572-9451"],"issn-type":[{"value":"1018-4864","type":"print"},{"value":"1572-9451","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,6,12]]}}}