{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T22:20:28Z","timestamp":1775082028522,"version":"3.50.1"},"reference-count":25,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2017,12,11]],"date-time":"2017-12-11T00:00:00Z","timestamp":1512950400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Telecommun Syst"],"published-print":{"date-parts":[[2018,8]]},"DOI":"10.1007\/s11235-017-0412-2","type":"journal-article","created":{"date-parts":[[2017,12,11]],"date-time":"2017-12-11T19:37:12Z","timestamp":1513021032000},"page":"621-630","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":33,"title":["Hardware implementation of fault tolerance NoC core mapping"],"prefix":"10.1007","volume":"68","author":[{"given":"Naresh Kumar Reddy","family":"Beechu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vasantha","family":"Moodabettu\u00a0Harishchandra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nithin\u00a0Kumar","family":"Yernad\u00a0Balachandra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,12,11]]},"reference":[{"key":"412_CR1","doi-asserted-by":"crossref","unstructured":"Goossens, K., Dielissen, J., Gangwal, O. P., & Pestana, S. G. (2005). A design flow for application-specific networks on chip with guaranteed performance to accelerate SOC design and verification. In Proceedings of the conference on design, automation and test in Europe conference and exhibition (DATE).","DOI":"10.1109\/DATE.2005.11"},{"issue":"11","key":"412_CR2","doi-asserted-by":"crossref","first-page":"2141","DOI":"10.1109\/TVLSI.2012.2227283","volume":"21","author":"D DiTomaso","year":"2013","unstructured":"DiTomaso, D., Morris, R., Kodi, A. K., Sarathy, A., & Louri, A. (2013). Extending the energy efficiency and performance with channel buffers, crossbars, and topology analysis for network-on-chips. IEEE Transactions on Very Large Scale IntegrationSystems, 21(11), 2141\u20132154.","journal-title":"IEEE Transactions on Very Large Scale IntegrationSystems"},{"key":"412_CR3","doi-asserted-by":"crossref","unstructured":"Kim, J., Nicopoulos, C., Park, D., Narayanan, V., Yousif, M. S., & Das, C. R. (2006). A gracefully degrading and energy-efficient modular router architecture for on-chip networks. In Proceedings of the 33rd international symposium on computer architecture.","DOI":"10.1145\/1150019.1136487"},{"issue":"2","key":"412_CR4","first-page":"18","volume":"4","author":"D Bertozzi","year":"2004","unstructured":"Bertozzi, D., & Benini, L. (2004). Xpipes: A network-on-chip architecture for gigascale system on chip. IEEE Circuits and Systems, 4(2), 18\u201331.","journal-title":"IEEE Circuits and Systems"},{"key":"412_CR5","doi-asserted-by":"crossref","first-page":"195","DOI":"10.1016\/j.compeleceng.2016.02.013","volume":"51","author":"G Schley","year":"2016","unstructured":"Schley, G., Ahmed, I., Afzal, M., & Radetzki, M. (2016). Reconfigurable fault tolerant routing for networks-on-chip with logical hierarchy. Computers & Electrical Engineering, 51, 195\u2013206.","journal-title":"Computers & Electrical Engineering"},{"key":"412_CR6","doi-asserted-by":"crossref","unstructured":"Manna, K., Chattopadhyay, S., & Gupta, I. S. (2010). Energy and performance evaluation of a dimension order routing algorithm for mesh of tree based Network-on-Chip architecture. In Annual IEEE India Conference (INDICON).","DOI":"10.1109\/INDCON.2010.5712666"},{"key":"412_CR7","doi-asserted-by":"crossref","first-page":"225","DOI":"10.1016\/j.compeleceng.2015.10.007","volume":"51","author":"A Rezaei","year":"2016","unstructured":"Rezaei, A., Daneshtalab, M., Safaei, F., & Zhao, D. (2016). Hierarchical approach for hybrid wireless network-on-chip in many-core era. Computers & Electrical Engineering, 51, 225\u2013234.","journal-title":"Computers & Electrical Engineering"},{"key":"412_CR8","doi-asserted-by":"crossref","unstructured":"Reddy, B. N. K., Vasantha, M. H., & Nithin Kumar, Y. B. (2016). A gracefully degrading and energy-efficient fault tolerant NoC using spare core. In 2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2016), Pennsylvania (pp. 146\u2013151).","DOI":"10.1109\/ISVLSI.2016.80"},{"key":"412_CR9","doi-asserted-by":"crossref","unstructured":"Murali, S., & Micheli, G. D. (2004). Bandwidth-constrained mapping of cores onto NoC architectures. In Proceedings of the conference on design automation and test in Europe (pp. 896\u2013901).","DOI":"10.1109\/DATE.2004.1269002"},{"key":"412_CR10","doi-asserted-by":"crossref","unstructured":"Jang, W., & Pan, D. Z. (2010). A3MAP: Architecture aware analytic mapping for networks on chip. In The 15th Asia and south pacific design automation conference (ASP-DAC).","DOI":"10.1109\/ASPDAC.2010.5419827"},{"issue":"8","key":"412_CR11","doi-asserted-by":"crossref","first-page":"1496","DOI":"10.1109\/TVLSI.2011.2159280","volume":"20","author":"O He","year":"2012","unstructured":"He, O., Dong, S., Jang, W., Bian, J., & Pan, D. Z. (2012). UNISM: Unified scheduling and mapping for general networks on chip. IEEE Transactions on Very Large Scale Integration systems, 20(8), 1496\u20131509.","journal-title":"IEEE Transactions on Very Large Scale Integration systems"},{"key":"412_CR12","unstructured":"Chou, C.-L., & Marculescu, R. (2011). FARM: Fault aware resource management in NoC based multiprocessor platforms. In Design, automation and test in Europe conference and exhibition (DATE)."},{"issue":"6","key":"412_CR13","doi-asserted-by":"crossref","first-page":"238","DOI":"10.1049\/iet-cdt.2013.0032","volume":"7","author":"F Khalili","year":"2013","unstructured":"Khalili, F., & Zarandi, H. R. (2013). A fault tolerant core mapping technique in networks-on-chip. IET Computers & Digital Techniques, 7(6), 238\u2013245.","journal-title":"IET Computers & Digital Techniques"},{"key":"412_CR14","unstructured":"http:\/\/grokbase.com\/t\/lucene\/mahout-dev\/082festv1e\/weighted-manhattan-distance-metric"},{"key":"412_CR15","unstructured":"http:\/\/www.xilinx.com\/products\/boards-and-kits\/ek-k7-kc705-g.html"},{"key":"412_CR16","doi-asserted-by":"crossref","first-page":"112","DOI":"10.1016\/j.compeleceng.2016.04.005","volume":"55","author":"T Wiersema","year":"2016","unstructured":"Wiersema, T., Bockhorn, A., & Platzner, M. (2016). An architecture and design tool flow for embedding a virtual FPGA into a reconfigurable system-on-chip. Computers & Electrical Engineering, 55, 112\u2013122.","journal-title":"Computers & Electrical Engineering"},{"issue":"2","key":"412_CR17","doi-asserted-by":"crossref","first-page":"357","DOI":"10.1109\/TDMR.2012.2186965","volume":"12","author":"A Sanchez-Macian","year":"2012","unstructured":"Sanchez-Macian, A., Shu, A., Reviriego, P., & Maestro, J. A. (2012). Enhanced detection of double and triple adjacent errors in hamming codes through selective bit placement. IEEE Transactions on Device and Materials Reliability, 12(2), 357\u2013362.","journal-title":"IEEE Transactions on Device and Materials Reliability"},{"key":"412_CR18","doi-asserted-by":"crossref","unstructured":"Zhang, T., & Ding, Q. (2011) Design of (15, 11) Hamming code encoding and decoding system based on FPGA. In International conference on instrumentation, measurement, computer, communication and control (pp. 704\u2013707).","DOI":"10.1109\/IMCCC.2011.179"},{"issue":"3","key":"412_CR19","doi-asserted-by":"crossref","first-page":"662","DOI":"10.1109\/TPDS.2016.2589934","volume":"8","author":"C Wu","year":"2017","unstructured":"Wu, C., Deng, C., Liu, L., Han, J., Chen, J., Yin, S., et al. (2017). A multi-objective model oriented mapping approach for NoC-based computing systems. IEEE Transactions on Parallel and Distributed Systems, 8(3), 662\u2013676.","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"issue":"8","key":"412_CR20","doi-asserted-by":"crossref","first-page":"1264","DOI":"10.1109\/TCAD.2015.2422843","volume":"34","author":"C Wu","year":"2015","unstructured":"Wu, C., Deng, C., Liu, L., Han, J., Chen, J., Yin, S., et al. (2015). An efficient application mapping approach for the co-optimization of reliability, energy, and performance in reconfigurable NoC architectures. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 34(8), 1264\u20131277.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"5","key":"412_CR21","first-page":"1","volume":"24","author":"SY Jiang","year":"2014","unstructured":"Jiang, S. Y., Luo, G., Liu, Y., Jiang, S. S., & Li, X. T. (2014). Fault-tolerant routing algorithm simulation and hardware verification of NoC. IEEE Transactions on Applied Superconductivity, 24(5), 1\u20135.","journal-title":"IEEE Transactions on Applied Superconductivity"},{"key":"412_CR22","doi-asserted-by":"crossref","first-page":"39","DOI":"10.1016\/j.compeleceng.2017.03.006","volume":"59","author":"A Karthikeyan","year":"2017","unstructured":"Karthikeyan, A., & Kumar, P. S. (2017). Randomly prioritized buffer-less routing architecture for 3D network on chip. Computers & Electrical Engineering, 59, 39\u201350.","journal-title":"Computers & Electrical Engineering"},{"key":"412_CR23","unstructured":"Noxim the NoC simulator. Available: https:\/\/github.com\/davidepatti\/noxim"},{"issue":"10","key":"412_CR24","doi-asserted-by":"crossref","first-page":"2116","DOI":"10.1109\/TVLSI.2014.2360791","volume":"23","author":"S Bayar","year":"2015","unstructured":"Bayar, S., & Yurdakul, A. (2015). PFMAP: Exploitation of particle filters for network-on-chip mapping. IEEE Transactions on Very Large Scale Integration Systems, 23(10), 2116\u20132127.","journal-title":"IEEE Transactions on Very Large Scale Integration Systems"},{"key":"412_CR25","unstructured":"Task graphs for free (TGFF). Available: http:\/\/ziyang.eecs.umich.edu\/~dickrp\/tgff\/"}],"container-title":["Telecommunication Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11235-017-0412-2\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11235-017-0412-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11235-017-0412-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,7]],"date-time":"2019-10-07T21:24:38Z","timestamp":1570483478000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11235-017-0412-2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,12,11]]},"references-count":25,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2018,8]]}},"alternative-id":["412"],"URL":"https:\/\/doi.org\/10.1007\/s11235-017-0412-2","relation":{},"ISSN":["1018-4864","1572-9451"],"issn-type":[{"value":"1018-4864","type":"print"},{"value":"1572-9451","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,12,11]]}}}