{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,30]],"date-time":"2026-06-30T00:41:22Z","timestamp":1782780082213,"version":"3.54.5"},"reference-count":26,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2020,4,20]],"date-time":"2020-04-20T00:00:00Z","timestamp":1587340800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2020,4,20]],"date-time":"2020-04-20T00:00:00Z","timestamp":1587340800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Telecommun Syst"],"published-print":{"date-parts":[[2020,8]]},"DOI":"10.1007\/s11235-020-00669-7","type":"journal-article","created":{"date-parts":[[2020,4,20]],"date-time":"2020-04-20T07:02:48Z","timestamp":1587366168000},"page":"487-496","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":29,"title":["An efficient design and implementation of Vedic multiplier in quantum-dot cellular automata"],"prefix":"10.1007","volume":"74","author":[{"given":"B. Naresh Kumar","family":"Reddy","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"B. Veena","family":"Vani","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"G. Bhavya","family":"Lahari","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2020,4,20]]},"reference":[{"issue":"9","key":"669_CR1","doi-asserted-by":"publisher","first-page":"1906","DOI":"10.1109\/TED.2003.816522","volume":"50","author":"RK Kummamuru","year":"2003","unstructured":"Kummamuru, R. K., Orlov, A. O., Ramasubramaniam, R., Lent, C. S., Bernstein, G. H., & Snider, G. L. (2003). Operation of a quantum-dot cellular automata (QCA) shift register and analysis of errors. IEEE Transactions on Electron Devices, 50(9), 1906\u20131913.","journal-title":"IEEE Transactions on Electron Devices"},{"key":"669_CR2","volume-title":"Limits of CMOS technology scaling and technologies beyond-CMOS","author":"D Rairigh","year":"2005","unstructured":"Rairigh, D. (2005). Limits of CMOS technology scaling and technologies beyond-CMOS. Piscataway: Institute of Electrical and Electronics Engineers."},{"issue":"5","key":"669_CR3","doi-asserted-by":"publisher","first-page":"1147","DOI":"10.1016\/S0016-0032(97)00041-0","volume":"334","author":"W Porod","year":"1997","unstructured":"Porod, W. (1997). Quantum-dot devices and quantum-dot cellular automata. Journal of the Franklin Institute, 334(5), 1147\u20131175.","journal-title":"Journal of the Franklin Institute"},{"key":"669_CR4","unstructured":"Zhang, R., Walus, K., Wang, W., & Jullien, G. A. (2005). Performance comparison of quantum-dot cellular automata adders. In IEEE International symposium on circuits and systems."},{"key":"669_CR5","doi-asserted-by":"crossref","unstructured":"Gavali, K. R, & Kadam, P. (2016). VLSI design of high speed Vedic multiplier for FPGA implementation. In IEEE international conference on engineering and technology (ICETECH).","DOI":"10.1109\/ICETECH.2016.7569385"},{"issue":"3","key":"669_CR6","doi-asserted-by":"publisher","first-page":"374","DOI":"10.1109\/TNANO.2007.894839","volume":"6","author":"H Cho","year":"2007","unstructured":"Cho, H., & Swartzlander, E. E. (2007). Adder designs and analyses for quantum-dot cellular automata. IEEE Transactions on Nanotechnology, 6(3), 374\u2013383.","journal-title":"IEEE Transactions on Nanotechnology"},{"issue":"6","key":"669_CR7","doi-asserted-by":"publisher","first-page":"721","DOI":"10.1109\/TC.2009.21","volume":"58","author":"H Cho","year":"2009","unstructured":"Cho, H., & Swartzlander, E. E. (2009). Adder and multiplier design in quantum-dot cellular automata. IEEE Transactions on Computers, 58(6), 721\u2013727.","journal-title":"IEEE Transactions on Computers"},{"key":"669_CR8","unstructured":"Anjana, S., Pradeep, C. & Samuel, P. (2014). Synthesize of high speed floating-point multipliers based on vedic mathematics. In International conference on information and communication technologies."},{"key":"669_CR9","doi-asserted-by":"crossref","unstructured":"Naregal, K., Hebbar, P. K., & Chandu, Y. (2017). Design and implementation of high efficiency vedic binary multiplier circuit based on squaring circuits. In IEEE international conference on recent trends in electronics information & communication technology (RTEICT).","DOI":"10.1109\/RTEICT.2017.8256743"},{"key":"669_CR10","doi-asserted-by":"crossref","unstructured":"Mistri, N. R., Somani, S. B., & Shete, V. V. (2016). Design and comparison of multiplier using vedic mathematics. In IEEE international conference on inventive computation technologies (ICICT).","DOI":"10.1109\/INVENTIVE.2016.7824870"},{"key":"669_CR11","doi-asserted-by":"crossref","unstructured":"Dwivedi, S. P. (2013). An efficient multiplication algorithm using Nikhilam method. In IEEE fifth international conference on advances in recent technologies in communication and computing.","DOI":"10.1049\/cp.2013.2209"},{"key":"669_CR12","doi-asserted-by":"crossref","unstructured":"Bansal, Y., Madhu, C., & Kaur, P. (2014). High speed vedic multiplier designs. In IEEE recent advances in engineering and computational sciences (RAECS).","DOI":"10.1109\/RAECS.2014.6799502"},{"key":"669_CR13","doi-asserted-by":"crossref","unstructured":"Ram, G. C., Rani, D. S., Balasaikesava, R., & Sindhuri, K. B. (2016). Design of delay efficient modified 16 bit wallace multiplier. In IEEE international conference on recent trends in electronics, information & communication technology.","DOI":"10.1109\/RTEICT.2016.7808163"},{"key":"669_CR14","unstructured":"Hassan, S. Z. (2017). Design and simulation of enhanced 64-bit vedic multiplier. In IEEE Jordan conference on applied electrical engineering and computing technologies (AEECT)."},{"key":"669_CR15","unstructured":"Chudasama, A., & NathSasamal, T. (2016). Implementation of 4 $$\\times $$ 4 vedic multiplier using carry save adder in quantum-dot cellular automata. In IEEE international conference on communication and signal processing."},{"key":"669_CR16","doi-asserted-by":"crossref","unstructured":"Ram, G. C., Rani, D. S., Balasaikesava, R., & Sindhuri, K. B. (2016). VLSI architecture for delay efficient 32-bit multiplier using vedic mathematic sutras. In IEEE international conference on recent trends in electronics, information & communication technology (RTEICT).","DOI":"10.1109\/RTEICT.2016.7808160"},{"key":"669_CR17","doi-asserted-by":"crossref","unstructured":"Kim, K., Wu, K., & Karri, R. (2007). The robust QCA adder designs using composable QCA building blocks. In IEEE transactions on computer-aided design of integrated circuits and systems Vol. 26, No. 1.","DOI":"10.1109\/TCAD.2006.883921"},{"key":"669_CR18","doi-asserted-by":"crossref","unstructured":"Kim, S.-W., & Earl, E. (2009). Parallel multipliers for quantum-dot cellular automata. In IEEE conference on nanotechnology materials and devices.","DOI":"10.1109\/NMDC.2009.5167566"},{"key":"669_CR19","doi-asserted-by":"publisher","first-page":"527","DOI":"10.1016\/j.compeleceng.2017.09.019","volume":"65","author":"A Chudasama","year":"2018","unstructured":"Chudasama, A., Sasamal, T. N., & Yadav, J. (2018). An efficient design of Vedic multiplier using ripple carry adder in quantum-dot cellular automata. Computers and Electrical Engineering, 65, 527\u2013542.","journal-title":"Computers and Electrical Engineering"},{"key":"669_CR20","unstructured":"Reddy, B. N. K. (2019). Design and implementation of high performance and area efficient square architecture using Vedic mathematics. In Analog integrated circuits and signal processing."},{"key":"669_CR21","unstructured":"QCA Designer tool version 2.0.3. : https:\/\/qcadesigner.soft112.com\/."},{"key":"669_CR22","unstructured":"http:\/\/www.xilinx.com\/products\/boards-and-kits\/ek-k7-kc705-g.html."},{"key":"669_CR23","doi-asserted-by":"publisher","first-page":"16","DOI":"10.1016\/j.mejo.2017.09.010","volume":"70","author":"NKR Beechu","year":"2017","unstructured":"Beechu, N. K. R., et al. (2017). System level fault-tolerance core mapping and FPGA-based verification of NoC. Microelectronics Journal, 70, 16\u201326.","journal-title":"Microelectronics Journal"},{"issue":"4","key":"669_CR24","doi-asserted-by":"publisher","first-page":"621","DOI":"10.1007\/s11235-017-0412-2","volume":"68","author":"NKR Beechu","year":"2018","unstructured":"Beechu, N. K. R., et al. (2018). Hardware implementation of fault tolerance NoC core mapping. Telecommunication Systems, 68(4), 621\u2013630.","journal-title":"Telecommunication Systems"},{"key":"669_CR25","first-page":"1","volume":"16","author":"NKR Beechu","year":"2017","unstructured":"Beechu, N. K. R., et al. (2017). High-performance and energy-efficient fault-tolerance core mapping in NoC. Sustainable Computing: Informatics and Systems, 16, 1\u201310.","journal-title":"Sustainable Computing: Informatics and Systems"},{"key":"669_CR26","unstructured":"Reddy, B. N. K., Suresh, N., Ramesh, J. V. N., Pavithra, T., Bahulya, Y. K., Edavoor, P. J., Ram, S. J. (2015). An effiient approach for design and testing of FPGA programming using LabVIEW. In International conference on advanced computing, networking and informatics: ICACNI."}],"container-title":["Telecommunication Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11235-020-00669-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11235-020-00669-7\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11235-020-00669-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,20]],"date-time":"2021-04-20T00:27:39Z","timestamp":1618878459000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11235-020-00669-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,4,20]]},"references-count":26,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2020,8]]}},"alternative-id":["669"],"URL":"https:\/\/doi.org\/10.1007\/s11235-020-00669-7","relation":{},"ISSN":["1018-4864","1572-9451"],"issn-type":[{"value":"1018-4864","type":"print"},{"value":"1572-9451","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,4,20]]},"assertion":[{"value":"20 April 2020","order":1,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}