{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,11]],"date-time":"2026-10-11T06:42:26Z","timestamp":1791700946184,"version":"4.3.4"},"reference-count":39,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2012,7,13]],"date-time":"2012-07-13T00:00:00Z","timestamp":1342137600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Real-Time Syst"],"published-print":{"date-parts":[[2012,11]]},"DOI":"10.1007\/s11241-012-9160-2","type":"journal-article","created":{"date-parts":[[2012,7,13]],"date-time":"2012-07-13T06:50:21Z","timestamp":1342162221000},"page":"638-680","source":"Crossref","is-referenced-by-count":38,"title":["Timing analysis of concurrent programs running on shared cache multi-cores"],"prefix":"10.1007","volume":"48","author":[{"given":"Yun","family":"Liang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Huping","family":"Ding","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tulika","family":"Mitra","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Abhik","family":"Roychoudhury","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yan","family":"Li","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Vivy","family":"Suhendra","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2012,7,13]]},"reference":[{"key":"9160_CR1","unstructured":"Analog devices (2009) ADSP-BF533 processor hardware reference. http:\/\/www.analog.com\/static\/imported-files\/processor_manuals\/bf533_hwr_Rev3.4.pdf"},{"key":"9160_CR2","first-page":"52","volume-title":"Lecture notes in computer science","author":"M Alt","year":"1996","unstructured":"Alt M, Ferdinand C, Martin F, Wilhelm R (1996) Cache behavior prediction by abstract interpretation. In: Lecture notes in computer science, vol 1145, pp 52\u201366"},{"key":"9160_CR3","volume-title":"Proceedings of the international conference on concurrency theory","author":"R Alur","year":"1999","unstructured":"Alur R, Yannakakis M (1999) Model checking message sequence charts. In: Proceedings of the international conference on concurrency theory"},{"key":"9160_CR4","unstructured":"Arm (2004) ARM Cortex A-8 technical reference manual. Revised March 2004. http:\/\/www.arm.com\/products\/CPUs\/families\/ARMCortexFamily.html"},{"key":"9160_CR5","unstructured":"Arm (2007) ARM1156T2-S technical reference Manual. Revised July 2007. http:\/\/www.arm.com\/products\/CPUs\/families\/ARM11Family.html"},{"key":"9160_CR6","doi-asserted-by":"crossref","unstructured":"Austin T, Larson E, Ernst D (2002) SimpleScalar: an infrastructure for computer system modeling. IEEE Comput 35(2)","DOI":"10.1109\/2.982917"},{"key":"9160_CR7","unstructured":"Baldawa S (2007) CMPSIM: A flexible multiprocessor simulation environment. Master\u2019s thesis, The University of Texas at Dallas"},{"key":"9160_CR8","volume-title":"ECRTS\u201905: proceedings of the 17th Euromicro conference on real-time systems","author":"AM Campoy","year":"2005","unstructured":"Campoy AM et al. (2005) Cache contents selection for statically-locked instruction caches: an algorithm comparison. In: ECRTS\u201905: proceedings of the 17th Euromicro conference on real-time systems"},{"key":"9160_CR9","doi-asserted-by":"crossref","first-page":"11","DOI":"10.1145\/1967677.1967680","volume-title":"Proceedings of the 2011 SIGPLAN\/SIGBED conference on languages, compilers and tools for embedded systems, LCTES\u201911","author":"S Chattopadhyay","year":"2011","unstructured":"Chattopadhyay S, Roychoudhury A (2011) Static bus schedule aware scratchpad allocation in multiprocessors. In: Proceedings of the 2011 SIGPLAN\/SIGBED conference on languages, compilers and tools for embedded systems, LCTES\u201911, pp 11\u201320"},{"key":"9160_CR10","first-page":"6:1","volume-title":"Proceedings of the 13th international workshop on software & compilers for embedded systems, SCOPES\u201910","author":"S Chattopadhyay","year":"2010","unstructured":"Chattopadhyay S, Roychoudhury A, Mitra T (2010) Modeling shared cache and bus in multi-cores for timing analysis. In: Proceedings of the 13th international workshop on software & compilers for embedded systems, SCOPES\u201910, pp 6:1\u20136:10"},{"key":"9160_CR11","volume-title":"36th annual frontiers in education conference","author":"LMN Coutinho","year":"2006","unstructured":"Coutinho LMN, Mendes JLD, Martins CAPS (2006) MSCSim\u2014multilevel and split cache simulator. In: 36th annual frontiers in education conference"},{"key":"9160_CR12","unstructured":"European Space Agency (2008) DEBIE\u2014First standard space debris monitoring instrument. Available at http:\/\/gate.etamax.de\/edid\/publicaccess\/debie1.php"},{"key":"9160_CR13","volume-title":"CODES+ISSS\u201907: proceedings of the 5th IEEE\/ACM international conference on hardware\/software codesign and system synthesis","author":"H Falk","year":"2007","unstructured":"Falk H, Plazar S, Theiling H (2007) Compile-time decided instruction cache locking using worst-case execution paths. In: CODES+ISSS\u201907: proceedings of the 5th IEEE\/ACM international conference on hardware\/software codesign and system synthesis"},{"key":"9160_CR14","volume-title":"Proceedings of 10th international workshop on Worst-Case Execution-Time analysis, WCET\u201910","author":"A Gustavsson","year":"2010","unstructured":"Gustavsson A, Ermedahl A, Lisper B, Pettersson P (2010) Towards wcet analysis of multicaore architecures using uppaal. In: Proceedings of 10th international workshop on Worst-Case Execution-Time analysis, WCET\u201910"},{"key":"9160_CR15","volume-title":"Proceedings of the real-time systems symposium","author":"D Hardy","year":"2008","unstructured":"Hardy D, Puaut I (2008) WCET analysis of multi-level non-inclusive set-associative instruction caches. In: Proceedings of the real-time systems symposium"},{"key":"9160_CR16","volume-title":"Proceedings of the 2009 30th IEEE real-time systems symposium, RTSS\u201909","author":"D Hardy","year":"2009","unstructured":"Hardy D, Piquet T, Puaut I (2009) Using bypass to tighten wcet estimates for multi-core processors with shared instruction caches. In: Proceedings of the 2009 30th IEEE real-time systems symposium, RTSS\u201909"},{"key":"9160_CR17","doi-asserted-by":"crossref","unstructured":"Heckmann R et al (2003) The influence of processor architecture on the design and the results of WCET tools. Proc IEEE 9(7)","DOI":"10.1109\/JPROC.2003.814618"},{"key":"9160_CR18","unstructured":"Intel (2007) 3rd Generation Intel Xscale microarchitecture developers\u2019s manual. May 2007. http:\/\/www.intel.com\/design\/intelxscale"},{"key":"9160_CR19","unstructured":"ITU (1996) Message sequence charts. ITU-TS Recommendation Z.120"},{"issue":"6","key":"9160_CR20","doi-asserted-by":"crossref","first-page":"700","DOI":"10.1109\/12.689649","volume":"47","author":"C-G Lee","year":"1998","unstructured":"Lee C-G et al. (1998) Analysis of cache-related preemption delay in fixed-priority preemptive scheduling. IEEE Trans Comput 47(6):700\u2013713","journal-title":"IEEE Trans Comput"},{"key":"9160_CR21","volume-title":"Proceedings of the IEEE real-time and embedded technology and applications symposium","author":"JW Lee","year":"2006","unstructured":"Lee JW, Asanovic K (2006) METERG: measurement-based end-to-end performance estimation technique in QoS-capable multiprocessors. In: Proceedings of the IEEE real-time and embedded technology and applications symposium"},{"issue":"1\u20133","key":"9160_CR22","doi-asserted-by":"crossref","first-page":"56","DOI":"10.1016\/j.scico.2007.01.014","volume":"69","author":"X Li","year":"2007","unstructured":"Li X, Liang Y, Mitra T, Roychoudhury A (2007) Chronos: A timing analyzer for embedded software. Sci Comput Program 69(1\u20133):56\u201367. Available at http:\/\/www.comp.nus.edu.sg\/~rpembed\/chronos\/","journal-title":"Sci Comput Program"},{"key":"9160_CR23","volume-title":"Proceedings of the real-time systems symposium","author":"Y-TS Li","year":"1996","unstructured":"Li Y-TS, Malik S, Wolfe A (1996) Cache modeling for real-time software: beyond direct mapped instruction caches. In: Proceedings of the real-time systems symposium"},{"key":"9160_CR24","volume-title":"DAC\u201910: proceedings of the 47th annual design automation conference","author":"Y Liang","year":"2010","unstructured":"Liang Y, Mitra T (2010) Instruction cache locking using temporal reuse profile. In: DAC\u201910: proceedings of the 47th annual design automation conference"},{"key":"9160_CR25","volume-title":"RTAS\u201909: proceedings of the 15th IEEE real-time and embedded technology and applications symposium","author":"T Liu","year":"2009","unstructured":"Liu T, Li M, Xue CJ (2009) Minimizing WCET for real-time embedded systems via static instruction cache locking. In: RTAS\u201909: proceedings of the 15th IEEE real-time and embedded technology and applications symposium"},{"key":"9160_CR26","doi-asserted-by":"crossref","unstructured":"Lundqvist T, Stenstrom P (1999) An integrated path and timing analysis method based on cycle-level symbolic execution. Real-Time Syst 17(2\u20133)","DOI":"10.1023\/A:1008138407139"},{"key":"9160_CR27","doi-asserted-by":"crossref","unstructured":"Mueller F (2000) Timing analysis for instruction caches. Real-Time Syst. 18(2\u20133)","DOI":"10.1023\/A:1008145215849"},{"key":"9160_CR28","volume-title":"Proceedings of the IEEE\/ACM\/IFIP international conference on hardware\/software codesign and system synthesis","author":"HS Negi","year":"2003","unstructured":"Negi HS, Mitra T, Roychoudhury A (2003) Accurate estimation of cache-related preemption delay. In: Proceedings of the IEEE\/ACM\/IFIP international conference on hardware\/software codesign and system synthesis"},{"key":"9160_CR29","volume-title":"WCET\u201906","author":"F Nemer","year":"2006","unstructured":"Nemer F, Cass\u00e9 H, Sainrat P, Bahsoun JP, De Michiel M (2006) Papabench: a free real-time benchmark. In: WCET\u201906"},{"key":"9160_CR30","volume-title":"RTSS\u201902: proceedings of the 23rd IEEE real-time systems symposium","author":"I Puaut","year":"2002","unstructured":"Puaut I, Decotigny D (2002) Low-complexity algorithms for static cache locking in multitasking hard real-time systems. In: RTSS\u201902: proceedings of the 23rd IEEE real-time systems symposium"},{"key":"9160_CR31","volume-title":"International workshop on worst-case execution time analysis","author":"P Puschner","year":"2008","unstructured":"Puschner P, Schoeberl M (2008) On composable system timing, task timing, and WCET analysis. In: International workshop on worst-case execution time analysis"},{"key":"9160_CR32","volume-title":"Proceedings of the IEEE\/ACM\/IFIP international conference on hardware\/software codesign and system synthesis","author":"S Schliecker","year":"2008","unstructured":"Schliecker S, Negrean M, Nicolescu G, Paulin P, Ernst R (2008) Reliable performance analysis of a multicore multithreaded system-on-chip. In: Proceedings of the IEEE\/ACM\/IFIP international conference on hardware\/software codesign and system synthesis"},{"key":"9160_CR33","volume-title":"Proceedings of the 4th ACM international conference on embedded software","author":"J Staschulat","year":"2004","unstructured":"Staschulat J, Ernst R (2004) Multiple process execution in cache related preemption delay analysis. In: Proceedings of the 4th ACM international conference on embedded software"},{"key":"9160_CR34","volume-title":"Proceedings of the design automation conference","author":"V Suhendra","year":"2006","unstructured":"Suhendra V, Mitra T, Roychoudhury A, Chen T (2006) Efficient detection and exploitation of infeasible paths for software timing analysis. In: Proceedings of the design automation conference"},{"key":"9160_CR35","volume-title":"Proceedings of the 2005 ACM SIGPLAN\/SIGBED conference on languages, compilers, and tools for embedded systems","author":"Y Tan","year":"2005","unstructured":"Tan Y, Mooney V (2005) WCRT analysis for a uniprocessor with a unified prioritized cache. In: Proceedings of the 2005 ACM SIGPLAN\/SIGBED conference on languages, compilers, and tools for embedded systems"},{"key":"9160_CR36","doi-asserted-by":"crossref","unstructured":"Theiling H, Ferdinand C, Wilhelm R (2000) Fast and precise WCET prediction by separated cache and path analyses. Real-Time Syst 18(2\/3)","DOI":"10.1023\/A:1008141130870"},{"key":"9160_CR37","volume-title":"Proceedings of the eighth international workshop on hardware\/software codesign","author":"H Tomiyama","year":"2000","unstructured":"Tomiyama H, Dutt ND (2000) Program path analysis to bound cache-related preemption delay in preemptive real-time systems. In: Proceedings of the eighth international workshop on hardware\/software codesign"},{"key":"9160_CR38","volume-title":"Proceedings of the IEEE real-time and embedded technology and applications symposium","author":"J Yan","year":"2008","unstructured":"Yan J, Zhang W (2008) WCET analysis for multi-core processors with shared L2 instruction caches. In: Proceedings of the IEEE real-time and embedded technology and applications symposium"},{"key":"9160_CR39","volume-title":"Proceedings of the 2009 15th IEEE international conference on embedded and real-time computing systems and applications, RTCSA\u201909","author":"W Zhang","year":"2009","unstructured":"Zhang W, Yan J (2009) Accurately estimating worst-case execution time for multi-core processors with shared direct-mapped instruction caches. In: Proceedings of the 2009 15th IEEE international conference on embedded and real-time computing systems and applications, RTCSA\u201909"}],"container-title":["Real-Time Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11241-012-9160-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11241-012-9160-2\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11241-012-9160-2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,30]],"date-time":"2019-06-30T17:52:37Z","timestamp":1561917157000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11241-012-9160-2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,7,13]]},"references-count":39,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2012,11]]}},"alternative-id":["9160"],"URL":"https:\/\/doi.org\/10.1007\/s11241-012-9160-2","relation":{},"ISSN":["0922-6443","1573-1383"],"issn-type":[{"value":"0922-6443","type":"print"},{"value":"1573-1383","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,7,13]]}}}