{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,7]],"date-time":"2026-10-07T04:48:04Z","timestamp":1791348484328,"version":"4.3.1"},"reference-count":51,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2015,5,23]],"date-time":"2015-05-23T00:00:00Z","timestamp":1432339200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Real-Time Syst"],"published-print":{"date-parts":[[2016,7]]},"DOI":"10.1007\/s11241-015-9227-y","type":"journal-article","created":{"date-parts":[[2015,5,22]],"date-time":"2015-05-22T07:46:05Z","timestamp":1432280765000},"page":"399-449","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":46,"title":["Mixed-criticality scheduling on cluster-based manycores with shared communication and storage resources"],"prefix":"10.1007","volume":"52","author":[{"given":"Georgia","family":"Giannopoulou","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Nikolay","family":"Stoimenov","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Pengcheng","family":"Huang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lothar","family":"Thiele","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Beno\u00eet Dupont","family":"de Dinechin","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2015,5,23]]},"reference":[{"issue":"2","key":"9227_CR1","doi-asserted-by":"crossref","first-page":"183","DOI":"10.1016\/0304-3975(94)90010-8","volume":"126","author":"R Alur","year":"1994","unstructured":"Alur R, Dill DL (1994) A theory of timed automata. Theor Comput Sci 126(2):183\u2013235","journal-title":"Theor Comput Sci"},{"key":"9227_CR2","unstructured":"Anderson J, Baruah S, Brandenburg B (2009) Multicore operating-system support for mixed criticality. In: Workshop on mixed criticality: roadmap to evolving UAV certification"},{"key":"9227_CR3","unstructured":"ARINC (2003) ARINC 653\u20131 avionics application software standard interface. Technical report"},{"key":"9227_CR4","doi-asserted-by":"crossref","unstructured":"Baruah S, Bonifaci V, D\u2019Angelo G, Li H, Marchetti-Spaccamela A, Van der Ster S, Stougie L (2012) The preemptive uniprocessor scheduling of mixed-criticality implicit-deadline sporadic task systems. In: ECRTS, pp. 145\u2013154","DOI":"10.1109\/ECRTS.2012.42"},{"issue":"1","key":"9227_CR5","doi-asserted-by":"crossref","first-page":"142","DOI":"10.1007\/s11241-013-9184-2","volume":"50","author":"S Baruah","year":"2014","unstructured":"Baruah S, Chattopadhyay B, Li H, Shin I (2014) Mixed-criticality scheduling on multiprocessors. Real-Time Syst 50(1):142\u2013177","journal-title":"Real-Time Syst"},{"key":"9227_CR6","doi-asserted-by":"crossref","unstructured":"Baruah S, Fohler G (2011) Certification-cognizant time-triggered scheduling of mixed-criticality systems. In: RTSS, pp. 3\u201312","DOI":"10.1109\/RTSS.2011.9"},{"key":"9227_CR7","doi-asserted-by":"crossref","unstructured":"Baruah S, Li H, Stougie L (2010) Towards the design of certifiable mixed-criticality systems. In: RTAS, pp. 13\u201322","DOI":"10.1109\/RTAS.2010.10"},{"key":"9227_CR8","unstructured":"Burns A, Davis R (2013) Mixed criticality systems: a review. http:\/\/www-users.cs.york.ac.uk\/burns\/review.pdf"},{"key":"9227_CR9","unstructured":"Certainty. D8.3\u2014validation results. Technical report (2014)"},{"key":"9227_CR10","doi-asserted-by":"crossref","unstructured":"Chang C-S (2000) Performance guarantees in communication networks. Springer, New York","DOI":"10.1007\/978-1-4471-0459-9"},{"issue":"1","key":"9227_CR11","doi-asserted-by":"crossref","first-page":"114","DOI":"10.1109\/18.61109","volume":"37","author":"RL Cruz","year":"1991","unstructured":"Cruz RL (1991) A calculus for network delay. I. Network elements in isolation. IEEE Trans Inf Theory 37(1):114\u2013131","journal-title":"IEEE Trans Inf Theory"},{"key":"9227_CR12","doi-asserted-by":"crossref","unstructured":"de Dinechin B, Ayrignac R, Beaucamps P-E, Couvert P, Ganne B, de Massas P, Jacquet F, Jones S, Chaisemartin N, Riss F, Strudel T (2013) A clustered manycore processor architecture for embedded and accelerated applications. In: HPEC, pp. 1\u20136","DOI":"10.1109\/HPEC.2013.6670342"},{"key":"9227_CR13","unstructured":"de Dinechin B, van Amstel D, Poulhies M, Lager G (2014) Time-critical computing on a single-chip massively parallel processor. In: DATE, pp. 1\u20136"},{"key":"9227_CR14","doi-asserted-by":"crossref","unstructured":"Diemer J, Ernst R (2010) Back suction: service guarantees for latency-sensitive on-chip networks. In: NOCS, pp. 155\u2013162","DOI":"10.1109\/NOCS.2010.38"},{"key":"9227_CR15","unstructured":"European commission\u2019s 7th framework programme: Certification of real-time applications designed for mixed criticality (certainty). www.certainty-project.eu"},{"key":"9227_CR16","doi-asserted-by":"crossref","unstructured":"Flodin J, Lampka K, Yi W (2014) Dynamic budgeting for settling dram contention of co-running hard and soft real-time tasks. In: SIES, pp. 151\u2013159","DOI":"10.1109\/SIES.2014.6871199"},{"key":"9227_CR17","doi-asserted-by":"crossref","unstructured":"Giannopoulou G, Lampka K, Stoimenov N, Thiele L (2012) Timed model checking with abstractions: towards worst-case response time analysis in resource-sharing manycore systems. In: EMSOFT, pp. 63\u201372","DOI":"10.1145\/2380356.2380372"},{"key":"9227_CR18","doi-asserted-by":"crossref","unstructured":"Giannopoulou G, Stoimenov N, Huang P, Thiele L (2013) Scheduling of mixed-criticality applications on resource-sharing multicore systems. In: EMSOFT, pp. 17:1\u201317:15","DOI":"10.1109\/EMSOFT.2013.6658595"},{"key":"9227_CR19","unstructured":"Giannopoulou G, Stoimenov N, Huang P, Thiele L (2014) Mapping mixed-criticality applications on multi-core architectures. In: DATE, pp. 1\u20136"},{"key":"9227_CR20","doi-asserted-by":"crossref","unstructured":"Goossens S, Akesson B, Goossens K (2013) Conservative open-page policy for mixed time-criticality memory controllers. In: DATE, pp. 525\u2013530","DOI":"10.7873\/DATE.2013.118"},{"key":"9227_CR21","unstructured":"Hahn S, Reineke J, Wilhelm R (2013) Towards compositionality in execution time analysis-definition and challenges. In: Workshop on compositional theory and technology for real-time embedded systems"},{"key":"9227_CR22","doi-asserted-by":"crossref","unstructured":"Kim H, de Niz D, Andersson B, Klein M, Mutlu O, Rajkumar RR (2014) Bounding memory interference delay in cots-based multi-core systems. In: RTAS, pp. 145\u2013154","DOI":"10.1109\/RTAS.2014.6925998"},{"key":"9227_CR23","doi-asserted-by":"crossref","unstructured":"Kim Y, Lee J, Shrivastava A, Paek Y (2010) Operation and data mapping for cgras with multi-bank memory. In: LCTES, pp. 17\u201326","DOI":"10.1145\/1755888.1755892"},{"key":"9227_CR24","doi-asserted-by":"crossref","first-page":"671","DOI":"10.1126\/science.220.4598.671","volume":"220","author":"S Kirkpatrick","year":"1983","unstructured":"Kirkpatrick S, Gelatt CD, Vecchi MP (1983) Optimization by simulated annealing. Science 220:671\u2013680","journal-title":"Science"},{"key":"9227_CR25","doi-asserted-by":"crossref","unstructured":"Le Boudec J-Y, Thiran P (2001) Network calculus: a theory of deterministic queuing systems for the internet, vol 2050. Springer, New York","DOI":"10.1007\/3-540-45318-0"},{"key":"9227_CR26","unstructured":"Li H, Baruah S (2012) Global mixed-criticality scheduling on multiprocessors. In: ECRTS, pp. 166\u2013175"},{"key":"9227_CR27","doi-asserted-by":"crossref","unstructured":"Liu L, Cui Z, Xing M, Bao Y, Chen M, Wu C (2012) A software memory partition approach for eliminating bank-level interference in multicore systems. In: PACT, pp. 367\u2013376","DOI":"10.1145\/2370816.2370869"},{"key":"9227_CR28","unstructured":"Lu Z, Millberg M, Jantsch A, Bruce A, van der Wolf P, Henriksson T (2009) Flow regulation for on-chip communication. In: DATE, pp. 578\u2013581"},{"key":"9227_CR29","doi-asserted-by":"crossref","unstructured":"Melpignano D, Benini L, Flamand E, Jego B, Lepley T, Haugou G, Clermidy F, Dutoit D (2012) Platform 2012, a many-core computing accelerator for embedded socs: performance evaluation of visual analytics applications. In: DAC, pp. 1137\u20131142","DOI":"10.1145\/2228360.2228568"},{"key":"9227_CR30","doi-asserted-by":"crossref","unstructured":"Mi W, Feng X, Xue J, Jia Y (2010) Software-hardware cooperative dram bank partitioning for chip multiprocessors. In: Network and parallel computing, vol 6289. Lecture note on computer science, pp. 329\u2013343","DOI":"10.1007\/978-3-642-15672-4_28"},{"key":"9227_CR31","doi-asserted-by":"crossref","unstructured":"Mollison M, Erickson J, Anderson J, Baruah S, Scoredos J, et al (2010) Mixed-criticality real-time scheduling for multicore systems. In: ICCIT, pp. 1864\u20131871","DOI":"10.1109\/CIT.2010.320"},{"key":"9227_CR32","doi-asserted-by":"crossref","unstructured":"Paolieri M, Qui nones E, Cazorla FJ, Bernat G, Valero M (2009) Hardware support for wcet analysis of hard real-time multicore systems. In: ISCA, pp. 57\u201368","DOI":"10.1145\/1555754.1555764"},{"key":"9227_CR33","doi-asserted-by":"crossref","unstructured":"Pathan R (2012) Schedulability analysis of mixed-criticality systems on multiprocessors. In: ECRTS, pp. 309\u2013320","DOI":"10.1109\/ECRTS.2012.29"},{"key":"9227_CR34","doi-asserted-by":"crossref","unstructured":"Pellizzoni R, Bui BD, Caccamo M, Sha L (2008) Coscheduling of cpu and i\/o transactions in cots-based embedded systems. In: RTSS, pp. 221\u2013231","DOI":"10.1109\/RTSS.2008.42"},{"key":"9227_CR35","unstructured":"Qian Y, Lu Z, Dou W (2009) Analysis of communication delay bounds for network on chips. In: NOCS"},{"issue":"5","key":"9227_CR36","doi-asserted-by":"crossref","first-page":"802","DOI":"10.1109\/TCAD.2010.2043572","volume":"29","author":"Y Qian","year":"2010","unstructured":"Qian Y, Lu Z, Dou W (2010) Analysis of worst-case delay bounds for on-chip packet-switching networks. IEEE Trans Comput Aided Design Integr Circ Syst 29(5):802\u2013815","journal-title":"IEEE Trans Comput Aided Design Integr Circ Syst"},{"key":"9227_CR37","doi-asserted-by":"crossref","unstructured":"Reineke J, Liu I, Patel HD, Kim S, Lee EA (2011) Pret dram controller: bank privatization for predictability and temporal isolation. In: CODES+ISSS, pp. 99\u2013108","DOI":"10.1145\/2039370.2039388"},{"key":"9227_CR38","unstructured":"RTCA\/DO-178B (1992) Software considerations in airborne systems and equipment certification"},{"key":"9227_CR39","doi-asserted-by":"crossref","unstructured":"Tamas-Selicean D, Pop P (2011) Design optimization of mixed-criticality real-time applications on cost-constrained partitioned architectures. In: RTSS, pp. 24\u201333","DOI":"10.1109\/RTSS.2011.11"},{"key":"9227_CR40","doi-asserted-by":"crossref","unstructured":"Thiele L, Chakraborty S, Naedele M (2000) Real-time calculus for scheduling hard real-time systems. In: ISCAS, pp. 101\u2013104","DOI":"10.1109\/ISCAS.2000.858698"},{"key":"9227_CR41","unstructured":"The dol-critical framework for mixed-criticality applications on multicores. https:\/\/www.tik.ee.ethz.ch\/certainty\/download.html"},{"key":"9227_CR42","doi-asserted-by":"crossref","unstructured":"Thiele L, Stoimenov N (2009) Modular performance analysis of cyclic dataflow graphs. In: EMSOFT, pp. 127\u2013136","DOI":"10.1145\/1629335.1629353"},{"key":"9227_CR43","doi-asserted-by":"crossref","unstructured":"Tobuschat S, Axer P, Ernst R, Diemer J (2013) Idamc: a noc for mixed criticality systems. In: RTCSA, pp. 149\u2013156","DOI":"10.1109\/RTCSA.2013.6732214"},{"key":"9227_CR44","doi-asserted-by":"crossref","unstructured":"Vestal S (2007) Preemptive scheduling of multi-criticality systems with varying degrees of execution time assurance. In: RTSS, pp. 239\u2013243","DOI":"10.1109\/RTSS.2007.47"},{"key":"9227_CR45","doi-asserted-by":"crossref","unstructured":"Wandeler E, Maxiaguine A, Thiele L (2006) Performance analysis of greedy shapers in real-time systems. In: DATE, pp. 444\u2013449, Munich, Germany","DOI":"10.1109\/DATE.2006.243801"},{"issue":"6","key":"9227_CR46","doi-asserted-by":"crossref","first-page":"649","DOI":"10.1007\/s10009-006-0019-5","volume":"8","author":"E Wandeler","year":"2006","unstructured":"Wandeler E, Thiele L, Verhoef M, Lieverse P (2006) System architecture evaluation using modular performance analysis\u2014a case study. Int J Softw Tools Technol Transf 8(6):649\u2013667","journal-title":"Int J Softw Tools Technol Transf"},{"issue":"7","key":"9227_CR47","doi-asserted-by":"crossref","first-page":"966","DOI":"10.1109\/TCAD.2009.2013287","volume":"28","author":"R Wilhelm","year":"2009","unstructured":"Wilhelm R, Grund D, Reineke J, Schlickling M, Pister M, Ferdinand C (2009) Memory hierarchies, pipelines, and buses for future architectures in time-critical embedded systems. IEEE Trans Comput Aided Design Integr Circ Syst 28(7):966\u2013978","journal-title":"IEEE Trans Comput Aided Design Integr Circ Syst"},{"key":"9227_CR48","doi-asserted-by":"crossref","unstructured":"Wu ZP, Krish Y, Pellizzoni R (2013) Worst case analysis of dram latency in multi-requestor systems. In: RTSS, pp. 372\u2013383","DOI":"10.1109\/RTSS.2013.44"},{"key":"9227_CR49","doi-asserted-by":"crossref","unstructured":"Yun H, Mancuso R, Wu Z-P, Pellizzoni R (2014) Palloc: dram bank-aware memory allocator for performance isolation on multicore platforms. In: RTAS, pp. 155\u2013166","DOI":"10.1109\/RTAS.2014.6925999"},{"key":"9227_CR50","doi-asserted-by":"crossref","unstructured":"Yun H, Yao G, Pellizzoni R, Caccamo M, Sha L (2012) Memory access control in multiprocessor for real-time systems with mixed criticality. In: ECRTS, pp. 299\u2013308","DOI":"10.1109\/ECRTS.2012.32"},{"key":"9227_CR51","doi-asserted-by":"crossref","unstructured":"Zhan J, Stoimenov N, Ouyang J, Thiele L, Narayanan V, Xie Y (2013) Designing energy-efficient noc for real-time embedded systems through slack optimization. In: DAC, pp. 1\u20136","DOI":"10.1145\/2463209.2488780"}],"container-title":["Real-Time Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11241-015-9227-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11241-015-9227-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11241-015-9227-y","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,25]],"date-time":"2019-08-25T08:03:16Z","timestamp":1566720196000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11241-015-9227-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5,23]]},"references-count":51,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2016,7]]}},"alternative-id":["9227"],"URL":"https:\/\/doi.org\/10.1007\/s11241-015-9227-y","relation":{},"ISSN":["0922-6443","1573-1383"],"issn-type":[{"value":"0922-6443","type":"print"},{"value":"1573-1383","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,5,23]]}}}