{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T09:00:39Z","timestamp":1761987639848,"version":"build-2065373602"},"reference-count":45,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2015,7,28]],"date-time":"2015-07-28T00:00:00Z","timestamp":1438041600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/creativecommons.org\/licenses\/by\/4.0"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Real-Time Syst"],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1007\/s11241-015-9235-y","type":"journal-article","created":{"date-parts":[[2015,7,27]],"date-time":"2015-07-27T05:52:21Z","timestamp":1437976341000},"page":"675-729","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":16,"title":["Architecture and analysis of a dynamically-scheduled real-time memory controller"],"prefix":"10.1007","volume":"52","author":[{"given":"Yonghui","family":"Li","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Benny","family":"Akesson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kees","family":"Goossens","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2015,7,28]]},"reference":[{"key":"9235_CR1","doi-asserted-by":"crossref","unstructured":"Akesson, B., Goossens K, Ringhofer M (2007) Predator: A predictable SDRAM memory controller. In: Int\u2019l conference on hardware\/software codesign and system synthesis (CODES+ISSS), pp 251\u2013256","DOI":"10.1145\/1289816.1289877"},{"key":"9235_CR2","doi-asserted-by":"crossref","unstructured":"Akesson B, Goossens K (2011) Architectures and modeling of predictable memory controllers for improved system integration. In: Proceedings of the conference on design, automation and test in Europe (DATE), pp 1\u20136","DOI":"10.1109\/DATE.2011.5763145"},{"key":"9235_CR3","doi-asserted-by":"crossref","unstructured":"Akesson B, Minaeva A, Sucha P, Nelson A, Hanzalek Z (2015) An efficient configuration methodology for time-division multiplexed single resources. In: Real-time and embedded technology and applications symposium (RTAS), pp 161\u2013171","DOI":"10.1109\/RTAS.2015.7108439"},{"key":"9235_CR4","doi-asserted-by":"crossref","unstructured":"Akesson B, Steffens L, Strooisma E, Goossens K (2008) Real-time scheduling using credit-controlled static-priority arbitration. In: Int\u2019l conference on embedded and real-time computing systems and applications (RTCSA), pp 3\u201314","DOI":"10.1109\/RTCSA.2008.21"},{"issue":"2","key":"9235_CR5","doi-asserted-by":"crossref","first-page":"59","DOI":"10.1109\/2.982917","volume":"35","author":"T Austin","year":"2002","unstructured":"Austin T, Larson E, Ernst D (2002) Simple scalar: an infrastructure for computer system modeling. Computer 35(2):59\u201367","journal-title":"Computer"},{"issue":"4","key":"9235_CR6","doi-asserted-by":"crossref","first-page":"82:1","DOI":"10.1145\/2560033","volume":"13","author":"P Axer","year":"2014","unstructured":"Axer P, Ernst R, Falk H, Girault A, Grund D, Guan N, Jonsson B, Marwedel P, Reineke J, Rochange C, Sebastian M, Hanxleden RV, Wilhelm R, Yi W (2014) Building timing predictable embedded systems. ACM Trans Embed Comput Syst 13(4):82:1\u201382:37","journal-title":"ACM Trans Embed Comput Syst"},{"key":"9235_CR7","doi-asserted-by":"crossref","unstructured":"Bayliss S, Constantinides GA (2009) Methodology for designing statically scheduled application-specific SDRAM controllers using constrained local search. In: International conference on field-programmable technology (FPT), pp 304\u2013307","DOI":"10.1109\/FPT.2009.5377664"},{"key":"9235_CR8","doi-asserted-by":"crossref","unstructured":"Benini L, Flamand E, Fuin D, Melpignano D (2012) P2012: building an ecosystem for a scalable, modular and high-efficiency embedded computing accelerator. In: Proceedings of the conference on design, automation and test in Europe (DATE), pp 983\u2013987","DOI":"10.1109\/DATE.2012.6176639"},{"key":"9235_CR9","unstructured":"Cadence Design Systems Inc.: Multi-Protocol LPDDR4\/3\/DDR4\/3 Controller and PHY Subsystem IP (2014)"},{"key":"9235_CR10","doi-asserted-by":"crossref","unstructured":"Choi H, Lee J, Sung W (2011) Memory access pattern-aware DRAM performance model for multi-core systems. In: Proceedings of the IEEE international symposium on performance analysis of systems and software (ISPASS), pp 66\u201375","DOI":"10.1109\/ISPASS.2011.5762716"},{"key":"9235_CR11","doi-asserted-by":"crossref","unstructured":"Dasari D, Andersson B, Nelis V, Petters SM, Easwaran A, Lee J (2011) Response time analysis of COTS-based multicores considering the contention on the shared memory bus. In: Proceedings of the 2011 IEEE 10th international conference on trust, security and privacy in computing and communications (TRUSTCOM), pp 1068\u20131075","DOI":"10.1109\/TrustCom.2011.146"},{"key":"9235_CR12","unstructured":"Dev Gomony M, Akesson B, Goossens K (2014) Coupling TDM NoC and DRAM controller for cost and performance optimization of real-time systems. In: Design, automation and test in europe conference and exhibition (DATE), pp 1\u20136"},{"key":"9235_CR13","doi-asserted-by":"crossref","unstructured":"Ecco L, Tobuschat S, Saidi S, Ernst R (2014) A mixed critical memory controller using bank privatization and fixed priority scheduling. In: Proceedings of the 20th IEEE international conference on real-time computing systems and applications (RTCSA), pp 1\u201310","DOI":"10.1109\/RTCSA.2014.6910550"},{"key":"9235_CR14","doi-asserted-by":"crossref","unstructured":"Gomony MD, Akesson B, Goossens K (2013) Architecture and optimal configuration of a real-time multi-channel memory controller. In: Proceedings of the conference on design, automation and test in Europe (DATE), pp 1307\u20131312","DOI":"10.7873\/DATE.2013.270"},{"key":"9235_CR15","doi-asserted-by":"crossref","unstructured":"Gomony MD, Garside J, Akesson B, Audsley N, Goossens K (2015) A generic, scalable and globally arbitrated memory tree for shared DRAM access in real-time systems. In: Design, automation test in Europe conference exhibition (DATE), pp 193\u2013198","DOI":"10.7873\/DATE.2015.0390"},{"issue":"2","key":"9235_CR16","first-page":"25","volume":"14","author":"MD Gomony","year":"2014","unstructured":"Gomony MD, Akesson B, Goossens K (2014) A real-time multi-channel memory controller and optimal mapping of memory clients to memory channels. ACM Trans Embed Comput Syst 14(2):25","journal-title":"ACM Trans Embed Comput Syst"},{"key":"9235_CR17","doi-asserted-by":"crossref","unstructured":"Goossens S, Akesson B, Goossens K (2013) Conservative open-page policy for mixed time-criticality memory controllers. In: Proceedings of the conference on design, automation and test in Europe (DATE), pp 525\u2013530","DOI":"10.7873\/DATE.2013.118"},{"key":"9235_CR18","unstructured":"Goossens S, Kouters T, Akesson B, Goossens K (2012) Memory-map selection for firm real-time memory controllers. In: Proceedings of the conference on design, automation and test in Europe (DATE), pp 828\u2013831"},{"key":"9235_CR19","doi-asserted-by":"crossref","unstructured":"Goossens S, Kuijsten J, Akesson B, Goossens K (2013) A reconfigurable real-time SDRAM controller for mixed time-criticality systems. In: International conference on hardware\/software codesign and system synthesis (CODES+ISSS), pp 1\u201310","DOI":"10.1109\/CODES-ISSS.2013.6658989"},{"key":"9235_CR20","doi-asserted-by":"crossref","unstructured":"Hameed F, Bauer L, Henkel J (2013) Simultaneously optimizing DRAM cache hit latency and miss rate via novel set mapping policies. In: Proceedings of the 2013 international conference on compilers, architectures and synthesis for embedded systems (CASES\u201913), pp 11:1\u201311:10","DOI":"10.1109\/CASES.2013.6662515"},{"issue":"2","key":"9235_CR21","doi-asserted-by":"crossref","first-page":"159","DOI":"10.1007\/s10617-011-9073-7","volume":"15","author":"A Hansson","year":"2011","unstructured":"Hansson A, Goossens K (2011) A quantitative evaluation of a network on chip design flow for multi-core consumer multimedia applications. Des Autom Embed Syst 15(2):159\u2013190","journal-title":"Des Autom Embed Syst"},{"issue":"4","key":"9235_CR22","doi-asserted-by":"crossref","first-page":"10","DOI":"10.1145\/1314299.1314301","volume":"25","author":"I Hur","year":"2007","unstructured":"Hur I, Lin C (2007) Memory scheduling for modern microprocessors. ACM Trans Comput Syst 25(4):10","journal-title":"ACM Trans Comput Syst"},{"key":"9235_CR23","doi-asserted-by":"crossref","unstructured":"Ipek E, Mutlu O, Martinez JF, Caruana R (2008) Self-optimizing memory controllers: a reinforcement learning approach. In: Proceedings of the 35th annual international symposium on computer architecture (ISCA), pp 39\u201350","DOI":"10.1109\/ISCA.2008.21"},{"key":"9235_CR24","volume-title":"Memory systems: cache, DRAM","author":"B Jacob","year":"2007","unstructured":"Jacob B, Ng S, Wang D (2007) Memory systems: cache, DRAM. Disk. Morgan Kaufmann Publishers Inc., San Francisco"},{"key":"9235_CR25","unstructured":"JEDEC Solid State Technology Association: DDR3 SDRAM Specification (2010)"},{"issue":"1","key":"9235_CR26","doi-asserted-by":"crossref","first-page":"78","DOI":"10.1109\/MM.2011.15","volume":"31","author":"Y Kim","year":"2011","unstructured":"Kim Y, Papamichael M, Mutlu O, Harchol-Balter M (2011) Thread cluster memory scheduling. IEEE Micro 31(1):78\u201389","journal-title":"IEEE Micro"},{"key":"9235_CR27","doi-asserted-by":"crossref","unstructured":"Kim H, de Niz D, Andersson B, Klein M, Mutlu O, Rajkumar R (2014) Bounding memory interference delay in COTS-based multi-core systems. In: Proceedings of the 20th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), pp 145\u2013154","DOI":"10.1109\/RTAS.2014.6925998"},{"key":"9235_CR28","doi-asserted-by":"crossref","unstructured":"Kollig P, Osborne C, Henriksson T (2009) Heterogeneous multi-core platform for consumer multimedia applications. In: Proceedings of the conference on design, automation and test in Europe (DATE), pp 1254\u20131259","DOI":"10.1109\/DATE.2009.5090857"},{"key":"9235_CR29","doi-asserted-by":"crossref","unstructured":"Krishnapillai Y, Wu ZP, Pellizzoni, R (2014) A rank-switching, open-row DRAM controller for time-predictable systems. In: Proceedings Euromicro conference on real-time systems (ECRTS), pp 27\u201338","DOI":"10.1109\/ECRTS.2014.37"},{"key":"9235_CR30","unstructured":"Lee C, Potkonjak M, Mangione-Smith WH (1997) MediaBench: a tool for evaluating and synthesizing multimedia and communications systems. In: Proceedings of the 30th annual ACM\/IEEE international symposium on microarchitecture, MICRO, pp 330\u2013335"},{"key":"9235_CR31","doi-asserted-by":"crossref","unstructured":"Li Y, Akesson B, Goossens K (2014a) Dynamic command scheduling for real-time memory controllers. In: Proceedings euromicro conference on real-time systems (ECRTS), pp 3\u201314","DOI":"10.1109\/ECRTS.2014.18"},{"key":"9235_CR32","doi-asserted-by":"crossref","unstructured":"Li Y, Akesson B, Goossens K (2014b) RTMemController: open-source WCET and ACET analysis tool for real-time memory controllers. http:\/\/www.es.ele.tue.nl\/rtmemcontroller\/ . Accessed 23 July 2015","DOI":"10.1109\/ECRTS.2014.18"},{"key":"9235_CR33","unstructured":"Lin WF, Reinhardt S, Burger D (2001) Reducing DRAM latencies with an integrated memory hierarchy design. In: The seventh international symposium on high-performance computer architecture (HPCA), pp 301\u2013312"},{"key":"9235_CR34","unstructured":"Nowotsch J, Paulitsch M, Buhler D, Theiling H, Wegener S, Schmidt M (2014) Multicore interference-sensitive WCET analysis leveraging runtime resource capacity enforcement. In: Proceedings Euromicro conference on real-time systems (ECRTS), pp 109\u2013118"},{"issue":"1","key":"9235_CR35","first-page":"64:1","volume":"12","author":"M Paolieri","year":"2013","unstructured":"Paolieri M, Qui nones E, Cazorla FJ (2013) Timing effects of DDR memory systems in hard real-time multicore architectures: Issues and solutions. ACM Trans Embed Comput Syst 12(1):64:1\u201364:26","journal-title":"ACM Trans Embed Comput Syst"},{"issue":"1\u20133","key":"9235_CR36","doi-asserted-by":"crossref","first-page":"205","DOI":"10.1007\/s11241-007-9040-3","volume":"39","author":"T Pop","year":"2008","unstructured":"Pop T, Pop P, Eles P, Peng Z, Andrei A (2008) Timing analysis of the FlexRay communication protocol. R Time Syst 39(1\u20133):205\u2013235","journal-title":"R Time Syst"},{"key":"9235_CR37","unstructured":"PrimeCell AHB SDR and NAND memory controller (PL242) (2006). http:\/\/www.arm.com . Accessed 23 July 2015"},{"key":"9235_CR38","doi-asserted-by":"crossref","unstructured":"Reineke J, Liu I, Patel HD, Kim S, Lee EA (2011) PRET DRAM controller: Bank privatization for predictability and temporal isolation. In: Proceedings of the seventh IEEE\/ACM\/IFIP international conference on hardware\/software codesign and system synthesis (CODES+ISSS), pp 99\u2013108","DOI":"10.1145\/2039370.2039388"},{"key":"9235_CR39","doi-asserted-by":"crossref","unstructured":"Schliecker S, Negrean M, Ernst R (2010) Bounding the shared resource load for the performance analysis of multiprocessor systems. In: Proceedings of the conference on design, automation and test in Europe (DATE), pp 759\u2013764","DOI":"10.1109\/DATE.2010.5456951"},{"key":"9235_CR40","doi-asserted-by":"crossref","unstructured":"Shah H, Raabe A, Knoll A (2012) Bounding WCET of applications using SDRAM with priority based budget scheduling in MPSoCs. In: Proceedings of the conference on design, automation and test in Europe (DATE), pp 665\u2013670","DOI":"10.1109\/DATE.2012.6176554"},{"issue":"3","key":"9235_CR41","doi-asserted-by":"crossref","first-page":"583","DOI":"10.1109\/TC.2012.117","volume":"63","author":"R Stefan","year":"2014","unstructured":"Stefan R, Molnos A, Goossens K (2014) dAElite: A tdm noc supporting qos, multicast, and fast connection set-up. IEEE Trans Comput 63(3):583\u2013594","journal-title":"IEEE Trans Comput"},{"key":"9235_CR42","unstructured":"Stevens A (2010) QoS for high-performance and power-efficient HD multimedia. ARM White paper"},{"key":"9235_CR43","doi-asserted-by":"crossref","unstructured":"van Berkel CHK (2009) Multi-core for mobile phones. In: Proceedings of the conference on design, automation and test in Europe (DATE), pp 1260\u20131265","DOI":"10.1109\/DATE.2009.5090858"},{"key":"9235_CR44","doi-asserted-by":"crossref","first-page":"100","DOI":"10.1145\/1105734.1105748","volume":"33","author":"D Wang","year":"2005","unstructured":"Wang D, Ganesh B, Tuaycharoen N, Baynes K, Jaleel A, Jacob B (2005) DRAMsim: a memory system simulator. SIGARCH Comput Archit News 33:100\u2013107","journal-title":"SIGARCH Comput Archit News"},{"key":"9235_CR45","doi-asserted-by":"crossref","unstructured":"Wu ZP, Krish Y, Pellizzoni R (2013) Worst case analysis of DRAM latency in multi-requestor systems. In: Proceedings of the 34th IEEE real-time systems Symposium (RTSS), pp 372\u2013383","DOI":"10.1109\/RTSS.2013.44"}],"container-title":["Real-Time Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11241-015-9235-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11241-015-9235-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11241-015-9235-y","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,28]],"date-time":"2019-08-28T19:17:25Z","timestamp":1567019845000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11241-015-9235-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,7,28]]},"references-count":45,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2016,9]]}},"alternative-id":["9235"],"URL":"https:\/\/doi.org\/10.1007\/s11241-015-9235-y","relation":{},"ISSN":["0922-6443","1573-1383"],"issn-type":[{"type":"print","value":"0922-6443"},{"type":"electronic","value":"1573-1383"}],"subject":[],"published":{"date-parts":[[2015,7,28]]}}}