{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,3]],"date-time":"2026-04-03T02:13:08Z","timestamp":1775182388319,"version":"3.50.1"},"reference-count":53,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2016,2,23]],"date-time":"2016-02-23T00:00:00Z","timestamp":1456185600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Real-Time Syst"],"published-print":{"date-parts":[[2016,5]]},"DOI":"10.1007\/s11241-016-9248-1","type":"journal-article","created":{"date-parts":[[2016,2,23]],"date-time":"2016-02-23T09:42:12Z","timestamp":1456220532000},"page":"356-395","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":35,"title":["Bounding and reducing memory interference in COTS-based multi-core systems"],"prefix":"10.1007","volume":"52","author":[{"given":"Hyoseung","family":"Kim","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dionisio","family":"de Niz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bj\u00f6rn","family":"Andersson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mark","family":"Klein","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Onur","family":"Mutlu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ragunathan","family":"Rajkumar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2016,2,23]]},"reference":[{"key":"9248_CR1","doi-asserted-by":"crossref","unstructured":"Akesson B, Goossens K, Ringhofer M (2007) Predator: a predictable SDRAM memory controller. In: IEEE\/ACM international conference on hardware\/software codesign and system synthesis (CODES+ISSS), 2007","DOI":"10.1145\/1289816.1289877"},{"key":"9248_CR2","doi-asserted-by":"crossref","unstructured":"Altmeyer S, Davis R, Maiza C (2011) Cache related pre-emption delay aware response time analysis for fixed priority pre-emptive systems. In: IEEE real-time systems symposium (RTSS), 2011","DOI":"10.1109\/RTSS.2011.31"},{"issue":"1","key":"9248_CR3","doi-asserted-by":"crossref","first-page":"4","DOI":"10.1145\/1851166.1851172","volume":"7","author":"B Andersson","year":"2010","unstructured":"Andersson B, Easwaran A, Lee J (2010) Finding an upper bound on the increase in execution time due to contention on the memory bus in COTS-based multicore systems. SIGBED Rev 7(1):4","journal-title":"SIGBED Rev"},{"key":"9248_CR4","doi-asserted-by":"crossref","unstructured":"Ausavarungnirun R, Chang KK-W, Subramanian L, Loh GH, Mutlu O (2012) Staged memory scheduling: achieving high performance and scalability in heterogeneous systems. In: International symposium on computer architecture (ISCA), 2012","DOI":"10.1109\/ISCA.2012.6237036"},{"key":"9248_CR5","doi-asserted-by":"crossref","unstructured":"Bhat B, Mueller F (2010) Making DRAM refresh predictable. In: Euromicro conference on real-time systems (ECRTS), 2010","DOI":"10.1109\/ECRTS.2010.23"},{"key":"9248_CR6","doi-asserted-by":"crossref","unstructured":"Bienia C, Kumar S, Singh JP, Li K (2008) The PARSEC benchmark suite: Characterization and architectural implications. In: International conference on parallel architectures and compilation techniques (PACT), 2008","DOI":"10.1145\/1454115.1454128"},{"key":"9248_CR7","doi-asserted-by":"crossref","unstructured":"Dasari D, Andersson B, Nelis V, Petters SM, Easwaran A, Lee J (2011) Response time analysis of COTS-based multicores considering the contention on the shared memory bus. In: IEEE international conference on trust, security and privacy in computing and communications, 2011","DOI":"10.1109\/TrustCom.2011.146"},{"issue":"3","key":"9248_CR8","first-page":"196","volume":"2","author":"D Niz de","year":"2006","unstructured":"de Niz D, Rajkumar R (2006) Partitioning bin-packing algorithms for distributed real-time systems. Int J Embed Syst 2(3):196\u2013208","journal-title":"Int J Embed Syst"},{"key":"9248_CR9","doi-asserted-by":"crossref","unstructured":"Ebrahimi E, Lee CJ, Mutlu O, Patt YN (2010) Fairness via source throttling: a configurable and high-performance fairness substrate for multi-core memory systems. In: International conference on architectural support for programming languages and operating systems (ASPLOS), 2010","DOI":"10.1145\/1736020.1736058"},{"key":"9248_CR10","doi-asserted-by":"crossref","unstructured":"Eswaran A, Rajkumar R (2005) Energy-aware memory firewalling for QoS-sensitive applications. In: Euromicro conference on real-time systems (ECRTS), 2005","DOI":"10.1109\/ECRTS.2005.14"},{"key":"9248_CR11","doi-asserted-by":"crossref","unstructured":"Jeong MK, Yoon DH, Sunwoo D, Sullivan M, Lee I, Erez M (2012) Balancing DRAM locality and parallelism in shared memory CMP systems. In: IEEE international symposium on high-performance computer architecture (HPCA), 2012","DOI":"10.1109\/HPCA.2012.6168944"},{"issue":"4","key":"9248_CR12","doi-asserted-by":"crossref","first-page":"299","DOI":"10.1137\/0203025","volume":"3","author":"DS Johnson","year":"1974","unstructured":"Johnson DS, Demers A, Ullman JD, Garey MR, Graham RL (1974) Worst-case performance bounds for simple one-dimensional packing algorithms. SIAM J Comput 3(4):299\u2013325","journal-title":"SIAM J Comput"},{"issue":"5","key":"9248_CR13","doi-asserted-by":"crossref","first-page":"390","DOI":"10.1093\/comjnl\/29.5.390","volume":"29","author":"M Joseph","year":"1986","unstructured":"Joseph M, Pandya PK (1986) Finding response times in a real-time system. Comput J 29(5):390\u2013395","journal-title":"Comput J"},{"key":"9248_CR14","doi-asserted-by":"crossref","unstructured":"Kim H, de Niz D, Andersson B, Klein M, Mutlu O, Rajkumar RR (2014) Bounding memory interference delay in COTS-based multi-core systems. In: IEEE real-time technology and applications symposium (RTAS)","DOI":"10.1109\/RTAS.2014.6925998"},{"key":"9248_CR15","unstructured":"Kim Y, Han D, Mutlu O, Harchol-Balter M (2010) ATLAS: a scalable and high-performance scheduling algorithm for multiple memory controllers. In: IEEE international symposium on high-performance computer architecture (HPCA), 2010"},{"key":"9248_CR16","doi-asserted-by":"crossref","unstructured":"Kim H, Kandhalu A, Rajkumar R (2013) A coordinated approach for practical OS-level cache management in multi-core real-time systems. In: Euromicro conference on real-time systems (ECRTS), 2013","DOI":"10.1109\/ECRTS.2013.19"},{"key":"9248_CR17","unstructured":"Kim H, Kim J, Rajkumar RR. A profiling framework in Linux\/RK and its application. In: Open demo session of IEEE real-time systems symposium (RTSS@Work), 2012"},{"key":"9248_CR18","doi-asserted-by":"crossref","unstructured":"Kim Y, Papamichael M, Mutlu O, Harchol-Balter M (2010) Thread cluster memory scheduling: exploiting differences in memory access behavior. In: IEEE\/ACM international symposium on microarchitecture (MICRO), 2010","DOI":"10.1109\/MICRO.2010.51"},{"key":"9248_CR19","doi-asserted-by":"crossref","unstructured":"Kim H, Rajkumar R. Shared-page management for improving the temporal isolation of memory reservations in resource kernels. In: IEEE conference on embedded and real-time computing systems and applications (RTCSA), 2012","DOI":"10.1109\/RTCSA.2012.50"},{"key":"9248_CR20","unstructured":"Krishnapillai Y, Wu ZP, Pellizzoni R (2014) A rank-switching, open-row DRAM controller for mixed-criticality systems. In: Euromicro conference on real-time systems (ECRTS), 2014"},{"key":"9248_CR21","doi-asserted-by":"crossref","unstructured":"Lakshmanan K, de Niz D, Rajkumar R, Moreno G (2010) Resource allocation in distributed mixed-criticality cyber-physical systems. In: IEEE international conference on distributed computing systems (ICDCS), 2010","DOI":"10.1109\/ICDCS.2010.91"},{"key":"9248_CR22","doi-asserted-by":"crossref","unstructured":"Lakshmanan K, Rajkumar R, Lehoczky JP (2009) Partitioned fixed-priority preemptive scheduling for multi-core processors. In: Euromicro conference on real-time systems (ECRTS), 2009","DOI":"10.1109\/ECRTS.2009.33"},{"key":"9248_CR23","unstructured":"Lee CJ, Narasiman V, Ebrahimi E, Mutlu O, Patt YN (2010) DRAM-aware last-level cache writeback: Reducing write-caused interference in memory systems. Technical Report TR-HPS-2010-002, UT Austin, 2010"},{"key":"9248_CR24","doi-asserted-by":"crossref","unstructured":"Li Y, Akesson B, Goossens K (2014) Dynamic command scheduling for real-time memory controllers. In: Euromicro conference on real-time systems (ECRTS), 2014","DOI":"10.1109\/ECRTS.2014.18"},{"key":"9248_CR25","doi-asserted-by":"crossref","unstructured":"Liu L, Cui Z, Xing M, Bao Y, Chen M, Wu C (2012) A software memory partition approach for eliminating bank-level interference in multicore systems. In: International conference on parallel architectures and compilation techniques (PACT), 2012","DOI":"10.1145\/2370816.2370869"},{"issue":"1","key":"9248_CR26","doi-asserted-by":"crossref","first-page":"46","DOI":"10.1145\/321738.321743","volume":"20","author":"CL Liu","year":"1973","unstructured":"Liu CL, Layland JW (1973) Scheduling algorithms for multiprogramming in a hard-real-time environment. J ACM 20(1):46\u201361","journal-title":"J ACM"},{"key":"9248_CR27","doi-asserted-by":"crossref","unstructured":"Lv M, Nan G, Yi W, Yu G (2010) Combining abstract interpretation with model checking for timing analysis of multicore software. In: IEEE real-time systems symposium (RTSS), 2010","DOI":"10.1109\/RTSS.2010.30"},{"key":"9248_CR28","unstructured":"Moscibroda T, Mutlu O (2007) Memory performance attacks: denial of memory service in multi-core systems. In: USENIX security symposium, 2007"},{"key":"9248_CR29","doi-asserted-by":"crossref","unstructured":"Muralidhara SP, Subramanian L, Mutlu O, Kandemir M, Moscibroda T (2011) Reducing memory interference in multicore systems via application-aware memory channel partitioning. In: IEEE\/ACM international symposium on microarchitecture (MICRO), 2011","DOI":"10.1145\/2155620.2155664"},{"key":"9248_CR30","doi-asserted-by":"crossref","unstructured":"Mutlu O, Moscibroda T (2007) Stall-time fair memory access scheduling for chip multiprocessors. In: IEEE\/ACM International symposium on microarchitecture (MICRO), 2007","DOI":"10.1109\/MICRO.2007.21"},{"key":"9248_CR31","doi-asserted-by":"crossref","unstructured":"Mutlu O, Moscibroda T (2008) Parallelism-aware batch scheduling: Enhancing both performance and fairness of shared DRAM systems. In: International symposium on computer architecture (ISCA), 2008","DOI":"10.1145\/1394608.1382128"},{"key":"9248_CR32","doi-asserted-by":"crossref","unstructured":"Nesbit KJ, Aggarwal N, Laudon J, Smith JE (2006) Fair queuing memory systems. In: IEEE\/ACM international symposium on microarchitecture (MICRO), 2006","DOI":"10.1109\/MICRO.2006.24"},{"key":"9248_CR33","unstructured":"Oikawa S, Rajkumar R (1998) Linux\/RK: a portable resource kernel in Linux. In: IEEE real-time systems symposium (RTSS) Work-In-Progress, 1998"},{"issue":"4","key":"9248_CR34","doi-asserted-by":"crossref","first-page":"86","DOI":"10.1109\/LES.2010.2041634","volume":"1","author":"M Paolieri","year":"2010","unstructured":"Paolieri M, Qui\u00f1ones E, Cazorla F, Valero M (2010) An analyzable memory controller for hard read-time CMPs. IEEE Embed Syst Lett 1(4):86\u201390","journal-title":"IEEE Embed Syst Lett"},{"key":"9248_CR35","doi-asserted-by":"crossref","unstructured":"Paolieri M, Qui\u00f1ones E, Cazorla F, Davis R, Valero M (2011) IA $$^{3}$$ 3 : an interference aware allocation algorithm for multicore hard real-time systems. In: IEEE real-time technology and applications symposium (RTAS), 2011","DOI":"10.1109\/RTAS.2011.34"},{"key":"9248_CR36","doi-asserted-by":"crossref","unstructured":"Pellizzoni R, Schranzhofer A, Chen J, Caccamo M, Thiele L (2010) Worst case delay analysis for memory interference in multicore systems. In: Design, automation test in europe conference exhibition (DATE), 2010","DOI":"10.1109\/DATE.2010.5456952"},{"key":"9248_CR37","unstructured":"Rajkumar R, Juvva K, Molano A, Oikawa S (1998) Resource kernels: A resource-centric approach to real-time and multimedia systems. In: SPIE\/ACM conference on multimedia computing and networking, 1998"},{"key":"9248_CR38","doi-asserted-by":"crossref","unstructured":"Reineke J, Liu I, Patel HD, Kim S, Lee EA (2011) PRET DRAM controller: Bank privatization for predictability and temporal isolation. In: IEEE\/ACM international conference on hardware\/software codesign and system synthesis (CODES+ISSS), 2011","DOI":"10.1145\/2039370.2039388"},{"key":"9248_CR39","doi-asserted-by":"crossref","unstructured":"Rixner S, Dally WJ, Kapasi UJ, Mattson P, Owens JD (200) Memory access scheduling. In: International symposium on computer architecture (ISCA), 2000","DOI":"10.1145\/339647.339668"},{"key":"9248_CR40","doi-asserted-by":"crossref","unstructured":"Ros\u00e9n J, Andrei A, Eles P, Peng Z (2007) Bus access optimization for predictable implementation of real-time applications on multiprocessor systems-on-chip. In: IEEE real-time systems symposium (RTSS), 2007","DOI":"10.1109\/RTSS.2007.24"},{"key":"9248_CR41","doi-asserted-by":"crossref","unstructured":"Schliecker S, Negrean M, Ernst R (2010) Bounding the shared resource load for the performance analysis of multiprocessor systems. In: Design, automation test in europe conference exhibition (DATE), 2010","DOI":"10.1109\/DATE.2010.5456951"},{"key":"9248_CR42","doi-asserted-by":"crossref","unstructured":"Seshadri V, Bhowmick A, Mutlu O, Gibbons PB, Kozuch M, Mowry TC, et al. (2014) The dirty-block index. In: International symposium on computer architecture (ISCA), 2014","DOI":"10.1109\/ISCA.2014.6853204"},{"key":"9248_CR43","doi-asserted-by":"crossref","unstructured":"Subramanian L, Lee D, Seshadri V, Rastogi H, Mutlu O (2014) The blacklisting memory scheduler: achieving high performance and fairness at low cost. In: IEEE international conference on computer design (ICCD), 2014","DOI":"10.1109\/ICCD.2014.6974655"},{"key":"9248_CR44","doi-asserted-by":"crossref","unstructured":"Subramanian L, Seshadri V, Ghosh A, Khan S, Mutlu O (2015) The application slowdown model: quantifying and controlling the impact of inter-application interference at shared caches and main memory. In: IEEE\/ACM international symposium on microarchitecture (MICRO), 2015","DOI":"10.1145\/2830772.2830803"},{"key":"9248_CR45","doi-asserted-by":"crossref","unstructured":"Subramanian L, Seshadri V, Kim Y, Jaiyen B, Mutlu O (2013) MISE: providing performance predictability and improving fairness in shared main memory systems. In: IEEE international symposium on high-performance computer architecture (HPCA), 2013","DOI":"10.1109\/HPCA.2013.6522356"},{"key":"9248_CR46","unstructured":"Suzuki N, Kim H, de Niz D, Andersson B, Wrage L, Klein M, Rajkumar RR (2103) Coordinated bank and cache coloring for temporal protection of memory accesses. In: IEEE International conference on embedded software and systems (ICESS), 2013"},{"issue":"7","key":"9248_CR47","doi-asserted-by":"crossref","first-page":"966","DOI":"10.1109\/TCAD.2009.2013287","volume":"28","author":"R Wilhelm","year":"2009","unstructured":"Wilhelm R, Grund D, Reineke J, Schlickling M, Pister M, Ferdinand C (2009) Memory hierarchies, pipelines, and buses for future architectures in time-critical embedded systems. IEEE Trans Comput Aided Des Integr Circuits Syst 28(7):966\u2013978","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"9248_CR48","doi-asserted-by":"crossref","unstructured":"Wu ZP, Krish Y, Pellizzoni R (2013) Worst case analysis of DRAM latency in multi-requestor systems. In: IEEE real-time systems symposium (RTSS), 2013","DOI":"10.1109\/RTSS.2013.44"},{"key":"9248_CR49","doi-asserted-by":"crossref","unstructured":"Xie M, Tong D, Huang K, Cheng X (2014) Improving system throughput and fairness simultaneously in CMP systems via dynamic bank partitioning. In: IEEE international symposium on high-performance computer architecture (HPCA), 2014","DOI":"10.1109\/HPCA.2014.6835945"},{"key":"9248_CR50","doi-asserted-by":"crossref","unstructured":"Yun H, Mancuso R, Wu Z-P, Pellizzoni R (2014) PALLOC: DRAM bank-aware memory allocator for performance isolation on multicore platforms. In: IEEE real-time technology and applications symposium (RTAS), 2014","DOI":"10.1109\/RTAS.2014.6925999"},{"key":"9248_CR51","doi-asserted-by":"crossref","unstructured":"Yun H, Yao G, Pellizzoni R, Caccamo M, Sha L (2012) Memory access control in multiprocessor for real-time systems with mixed criticality. In: Euromicro conference on real-time systems (ECRTS), 2012","DOI":"10.1109\/ECRTS.2012.32"},{"key":"9248_CR52","unstructured":"Zhang X, Dwarkadas S, Shen K (2009) Hardware execution throttling for multi-core resource management. In: USENIX annual technical conference (USENIX ATC), 2009"},{"key":"9248_CR53","unstructured":"Zuravleff W, Robinson T (1997) Controller for a synchronous DRAM that maximizes throughput by allowing memory requests and commands to be issued out of order. US Patent Number 5,630,096, 1997"}],"container-title":["Real-Time Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11241-016-9248-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11241-016-9248-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11241-016-9248-1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,4]],"date-time":"2019-09-04T22:10:42Z","timestamp":1567635042000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11241-016-9248-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,2,23]]},"references-count":53,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2016,5]]}},"alternative-id":["9248"],"URL":"https:\/\/doi.org\/10.1007\/s11241-016-9248-1","relation":{},"ISSN":["0922-6443","1573-1383"],"issn-type":[{"value":"0922-6443","type":"print"},{"value":"1573-1383","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,2,23]]}}}