{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T07:50:12Z","timestamp":1740124212246,"version":"3.37.3"},"reference-count":46,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2017,5,25]],"date-time":"2017-05-25T00:00:00Z","timestamp":1495670400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2017,5,25]],"date-time":"2017-05-25T00:00:00Z","timestamp":1495670400000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/100000144","name":"Division of Computer and Network Systems","doi-asserted-by":"publisher","award":["CNS 1302563"],"award-info":[{"award-number":["CNS 1302563"]}],"id":[{"id":"10.13039\/100000144","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Real-Time Syst"],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1007\/s11241-017-9280-9","type":"journal-article","created":{"date-parts":[[2017,5,25]],"date-time":"2017-05-25T09:55:25Z","timestamp":1495706125000},"page":"673-708","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":10,"title":["Addressing isolation challenges of non-blocking caches for multicore real-time systems"],"prefix":"10.1007","volume":"53","author":[{"given":"Prathap Kumar","family":"Valsan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8515-2622","authenticated-orcid":false,"given":"Heechul","family":"Yun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Farzad","family":"Farshchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,5,25]]},"reference":[{"key":"9280_CR1","unstructured":"ARM (2011) Cortex-A15 technical reference manual, Rev: r2p0"},{"issue":"4","key":"9280_CR2","first-page":"82","volume":"13","author":"P Axer","year":"2014","unstructured":"Axer P, Ernst R, Falk H, Girault A, Grund D, Guan N, Jonsson B, Marwedel P, Reineke J, Rochange C et al (2014) Building timing predictable embedded systems. ACM Trans Embed Comput Syst (TECS) 13(4):82","journal-title":"ACM Trans Embed Comput Syst (TECS)"},{"key":"9280_CR3","doi-asserted-by":"crossref","unstructured":"Binkert N, Beckmann B, Black G, Reinhardt S, Saidi A, Basu A, Hestness J, Hower D, Krishna T, Sardashti S et\u00a0al (2011) The gem5 simulator. ACM SIGARCH Computer Architecture News","DOI":"10.1145\/2024716.2024718"},{"key":"9280_CR4","unstructured":"Blem E, Menon J, Sankaralingam K (2013) Power struggles: revisiting the RISC vs. CISC debate on contemporary arm and x86 architectures. In: High performance computer architecture (HPCA). IEEE, pp 1\u201312"},{"key":"9280_CR5","unstructured":"Burns A, Davis R (2013) Mixed criticality systems-a review. Department of Computer Science, University of York, Tech. Rep"},{"key":"9280_CR6","unstructured":"Certification Authorities Software Team (May 2014) CAST-32: multi-core processors (Rev 0). Technical report, Federal Aviation Administration (FAA)"},{"key":"9280_CR7","doi-asserted-by":"crossref","unstructured":"Chisholm M, Ward B, Kim N, Anderson J (2015) Cache sharing and isolation tradeoffs in multicore mixed-criticality systems. In: Real-time systems symposium (RTSS)","DOI":"10.1109\/RTSS.2015.36"},{"issue":"3","key":"9280_CR8","doi-asserted-by":"publisher","first-page":"335","DOI":"10.1145\/1735971.1736058","volume":"45","author":"E Ebrahimi","year":"2010","unstructured":"Ebrahimi E, Lee C, Mutlu O, Patt Y (2010) Fairness via source throttling: a configurable and high-performance fairness substrate for multi-core memory systems. ACM Sigplan Notices 45(3):335","journal-title":"ACM Sigplan Notices"},{"key":"9280_CR9","unstructured":"EEMBC benchmark suite. \n                    www.eembc.org"},{"key":"9280_CR10","doi-asserted-by":"crossref","unstructured":"Eklov D, Nikolakis N, Black-Schaffer D, Hagersten E (2012) Bandwidth bandit: quantitative characterization of memory contention. In: Parallel architectures and compilation techniques (PACT)","DOI":"10.1145\/2370816.2370894"},{"key":"9280_CR11","unstructured":"Freescale (2012) e500mc Core Reference Manual"},{"key":"9280_CR12","unstructured":"Glew A (1998) MLP yes!. ILP no, ASPLOS Wild and Crazy Idea"},{"key":"9280_CR13","unstructured":"Greenhalgh P (2011) big.LITTLE processing with ARM Cortex-A15 & Cortex-A7. ARM White paper"},{"key":"9280_CR14","doi-asserted-by":"crossref","unstructured":"Gutierrez A, Pusdesris J, Dreslinski RG, Mudge T, Sudanthi C, Emmons CD, Hayenga M, Paver N (2014) Sources of error in full-system simulation. In: Performance analysis of systems and software (ISPASS). IEEE, pp 13\u201322","DOI":"10.1109\/ISPASS.2014.6844457"},{"key":"9280_CR15","doi-asserted-by":"crossref","unstructured":"Hansson A, Agarwal N, Kolli A, Wenisch T, Udipi A (2014) Simulating DRAM controllers for future system architecture exploration. In: International symposium on performance analysis of systems and software (ISPASS)","DOI":"10.1109\/ISPASS.2014.6844484"},{"key":"9280_CR16","unstructured":"Intel (2012) Intel \u00ae64 and IA-32 architectures optimization reference manual, April 2012"},{"key":"9280_CR17","unstructured":"Intel. Intel\u00ae64 and IA-32 architectures software developer manuals"},{"key":"9280_CR18","unstructured":"Intel (2015) Improving real-time performance by utilizing cache allocation technology, April 2015"},{"key":"9280_CR19","doi-asserted-by":"crossref","unstructured":"Jahre M, Natvig L (2009) A light-weight fairness mechanism for chip multiprocessor memory systems. In: Proceedings of the 6th ACM conference on computing frontiers. ACM, pp 1\u201310","DOI":"10.1145\/1531743.1531747"},{"key":"9280_CR20","doi-asserted-by":"crossref","unstructured":"Jahre M, Natvig L (2011) A high performance adaptive miss handling architecture for chip multiprocessors. In: Transactions on high-performance embedded architectures and compilers IV. Springer, pp 1\u201320","DOI":"10.1007\/978-3-642-24568-8_1"},{"key":"9280_CR21","doi-asserted-by":"crossref","unstructured":"Jalle J, Quinones E, Abella J, Fossati L, Zulianello M, Cazorla FJ (2014) A dual-criticality memory controller (DCMC): proposal and evaluation of a space case study. In: Real-time systems symposium (RTSS). IEEE, pp 207\u2013217","DOI":"10.1109\/RTSS.2014.23"},{"issue":"4","key":"9280_CR22","doi-asserted-by":"publisher","first-page":"338","DOI":"10.1145\/138873.138876","volume":"10","author":"RE Kessler","year":"1992","unstructured":"Kessler RE, Hill MD (1992) Page placement algorithms for large real-indexed caches. ACM Trans Comput Syst (TOCS) 10(4):338\u2013359","journal-title":"ACM Trans Comput Syst (TOCS)"},{"key":"9280_CR23","doi-asserted-by":"crossref","unstructured":"Kim H, Kandhalu A, Rajkumar R (2013) A coordinated approach for practical os-level cache management in multi-core real-time systems. In: Real-time systems (ECRTS). IEEE, pp 80\u201389","DOI":"10.1109\/ECRTS.2013.19"},{"key":"9280_CR24","doi-asserted-by":"crossref","unstructured":"Kim H, de Niz D, Andersson B, Klein M, Mutlu O, Rajkumar RR (2014). Bounding memory interference delay in COTS-based multi-core systems. In: Real-time and embedded technology and applications symposium (RTAS)","DOI":"10.1109\/RTAS.2014.6925998"},{"key":"9280_CR25","doi-asserted-by":"crossref","unstructured":"Kim H, Bromany D, Lee E, Zimmer M, Shrivastava A, Oh J et\u00a0al (2015) A predictable and command-level priority-based dram controller for mixed-criticality systems. In: Real-time and embedded technology and applications symposium (RTAS). IEEE, pp 317\u2013326","DOI":"10.1109\/RTAS.2015.7108455"},{"key":"9280_CR26","unstructured":"Kroft D (1981) Lockup-free instruction fetch\/prefetch cache organization. In: International symposium on computer architecture (ISCA). IEEE Computer Society Press, pp 81\u201387"},{"key":"9280_CR27","doi-asserted-by":"crossref","unstructured":"Liedtke J, Hartig H, Hohmuth M (1997) Os-controlled cache predictability for real-time systems. In: Real-time technology and applications symposium, 1997. Proceedings., third IEEE. IEEE, pp 213\u2013224","DOI":"10.1109\/RTTAS.1997.601360"},{"key":"9280_CR28","doi-asserted-by":"crossref","unstructured":"Liu L, Cui Z, Xing M, Bao Y, Chen M, Wu C (2012) A software memory partition approach for eliminating bank-level interference in multicore systems. In: Parallel architecture and compilation techniques (PACT). ACM, pp 367\u2013376","DOI":"10.1145\/2370816.2370869"},{"key":"9280_CR29","doi-asserted-by":"crossref","unstructured":"Mancuso R, Dudko R, Betti E, Cesati M, Caccamo M, Pellizzoni R (2013) Real-time cache management framework for multi-core architectures. In: Real-time and embedded technology and applications symposium (RTAS). IEEE, 2013","DOI":"10.1109\/RTAS.2013.6531078"},{"key":"9280_CR30","unstructured":"Memory system in gem5. \n                    http:\/\/www.gem5.org\/docs\/html\/gem5MemorySystem.html"},{"key":"9280_CR31","unstructured":"NVIDIA (2014) NVIDIA Tegra K1 Mobile Processor, Technical Reference Manual Rev-01p, 2014"},{"key":"9280_CR32","unstructured":"Panchamukhi SA, Mueller F (2015) Providing task isolation via TLB coloring. In: Real-time and embedded technology and applications symposium (RTAS). IEEE, pp 3\u201313"},{"key":"9280_CR33","doi-asserted-by":"crossref","unstructured":"Ranganathan P, Adve S, Jouppi NP (2000) Reconfigurable caches and their application to media processing. In: Proceedings of the 27th annual international symposium on computer architecture, vol 28. ACM","DOI":"10.1145\/339647.339685"},{"key":"9280_CR34","unstructured":"Shimpi AL, Klug B. NVIDIA Tegra 4 Architecture Deep Dive, Plus Tegra 4i, Icera i500 & Phoenix Hands On. \n                    http:\/\/www.anandtech.com\/show\/6787\/nvidia-tegra-4-architecture-deep-dive-plus-tegra-4i-phoenix-hands-on"},{"key":"9280_CR35","unstructured":"Suh GE, Devadas S, Rudolph L (2002) A new memory monitoring scheme for memory-aware scheduling and partitioning. In: High-performance computer architecture (HPCA). IEEE"},{"key":"9280_CR36","doi-asserted-by":"crossref","unstructured":"Suzuki N, Kim H, Niz Dd, Andersson B, Wrage L, Klein M, Rajkumar R (2013) Coordinated bank and cache coloring for temporal protection of memory accesses. In: Computational science and engineering (CSE). IEEE, pp 685\u2013692","DOI":"10.1109\/CSE.2013.106"},{"key":"9280_CR37","doi-asserted-by":"crossref","unstructured":"Tuck J, Ceze L, Torrellas J (2006) Scalable cache miss handling for high memory-level parallelism. In: International symposium on microarchitecture (MICRO). IEEE, pp 409\u2013422","DOI":"10.1109\/MICRO.2006.44"},{"key":"9280_CR38","doi-asserted-by":"crossref","unstructured":"Valsan P, Yun H (2015) MEDUSA: a predictable and high-performance DRAM controller for multicore based embedded systems. In: Cyber-physical systems, networks, and applications (CPSNA). IEEE","DOI":"10.1109\/CPSNA.2015.24"},{"key":"9280_CR39","doi-asserted-by":"crossref","unstructured":"Valsan PK, Yun H, Farshchi F (2016) Taming non-blocking caches to improve isolation in multicore real-time systems. In: Real-time and embedded technology and applications symposium (RTAS). IEEE","DOI":"10.1109\/RTAS.2016.7461361"},{"key":"9280_CR40","doi-asserted-by":"crossref","unstructured":"Venkata SK, Ahn I, Jeon D, Gupta A, Louie C, Garcia S, Belongie S, Taylor MB (2009) SD-VBS: the San Diego vision benchmark suite. In: International symposium on workload characterization (ISWC). IEEE, pp 55\u201364","DOI":"10.1109\/IISWC.2009.5306794"},{"key":"9280_CR41","doi-asserted-by":"crossref","unstructured":"Vestal S (2007) Preemptive scheduling of multi-criticality systems with varying degrees of execution time assurance. In: Real-time systems symposium (RTSS). IEEE, pp 239\u2013243","DOI":"10.1109\/RTSS.2007.47"},{"key":"9280_CR42","doi-asserted-by":"crossref","unstructured":"Ward B, Herman J, Kenna C, Anderson J (2013) Making shared caches more predictable on multicore platforms. In: Euromicro conference on real-time systems (ECRTS)","DOI":"10.1109\/ECRTS.2013.26"},{"issue":"3","key":"9280_CR43","first-page":"315","volume":"2","author":"A Wolfe","year":"1994","unstructured":"Wolfe A (1994) Software-based cache partitioning for real-time applications. J Comput Softw Eng 2(3):315\u2013327","journal-title":"J Comput Softw Eng"},{"key":"9280_CR44","doi-asserted-by":"crossref","unstructured":"Ye Y, West R, Cheng Z, Li Y (2014) Coloris: a dynamic cache partitioning system using page coloring. In: Proceedings of the 23rd international conference on Parallel architectures and compilation. ACM, pp 381\u2013392","DOI":"10.1145\/2628071.2628104"},{"key":"9280_CR45","doi-asserted-by":"crossref","unstructured":"Yun H, Mancuso R, Wu Z, Pellizzoni R (2014) PALLOC: DRAM bank-aware memory allocator for performance isolation on multicore platforms. In: Real-time and embedded technology and applications symposium (RTAS)","DOI":"10.1109\/RTAS.2014.6925999"},{"key":"9280_CR46","doi-asserted-by":"crossref","unstructured":"Yun H, Pellizzoni R, Valsan P (2015) Parallelism-aware memory interference delay analysis for COTS multicore systems. In: Euromicro conference on real-time systems (ECRTS). IEEE","DOI":"10.1109\/ECRTS.2015.24"}],"container-title":["Real-Time Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11241-017-9280-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11241-017-9280-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11241-017-9280-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,5,17]],"date-time":"2020-05-17T14:04:02Z","timestamp":1589724242000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11241-017-9280-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,5,25]]},"references-count":46,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2017,9]]}},"alternative-id":["9280"],"URL":"https:\/\/doi.org\/10.1007\/s11241-017-9280-9","relation":{},"ISSN":["0922-6443","1573-1383"],"issn-type":[{"type":"print","value":"0922-6443"},{"type":"electronic","value":"1573-1383"}],"subject":[],"published":{"date-parts":[[2017,5,25]]},"assertion":[{"value":"25 May 2017","order":1,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}