{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:42:22Z","timestamp":1761324142780,"version":"3.37.3"},"reference-count":73,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2018,2,23]],"date-time":"2018-02-23T00:00:00Z","timestamp":1519344000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/501100000780","name":"European Union","doi-asserted-by":"crossref","award":["288008","288008"],"award-info":[{"award-number":["288008","288008"]}],"id":[{"id":"10.13039\/501100000780","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100005192","name":"Danmarks Tekniske Universitet","doi-asserted-by":"crossref","award":["Danish Research Council"],"award-info":[{"award-number":["Danish Research Council"]}],"id":[{"id":"10.13039\/501100005192","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Real-Time Syst"],"published-print":{"date-parts":[[2018,4]]},"DOI":"10.1007\/s11241-018-9300-4","type":"journal-article","created":{"date-parts":[[2018,2,23]],"date-time":"2018-02-23T02:46:13Z","timestamp":1519353973000},"page":"389-423","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":66,"title":["Patmos: a time-predictable microprocessor"],"prefix":"10.1007","volume":"54","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2366-382X","authenticated-orcid":false,"given":"Martin","family":"Schoeberl","sequence":"first","affiliation":[]},{"given":"Wolfgang","family":"Puffitsch","sequence":"additional","affiliation":[]},{"given":"Stefan","family":"Hepp","sequence":"additional","affiliation":[]},{"given":"Benedikt","family":"Huber","sequence":"additional","affiliation":[]},{"given":"Daniel","family":"Prokesch","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2018,2,23]]},"reference":[{"key":"9300_CR1","doi-asserted-by":"crossref","unstructured":"Abbaspour S, Brandner F, Schoeberl M (2013) A time-predictable stack cache. In: Proceedings of the 9th workshop on software technologies for embedded and ubiquitous systems","DOI":"10.1109\/ISORC.2013.6913225"},{"key":"9300_CR2","doi-asserted-by":"publisher","unstructured":"Akesson B, Goossens K, Ringhofer M (2007) Predator: a predictable sdram memory controller. In: CODES+ISSS \u201907: proceedings of the 5th IEEE\/ACM international conference on hardware\/software codesign and system synthesis. ACM, New York, pp 251\u2013256. \n                    https:\/\/doi.org\/10.1145\/1289816.1289877","DOI":"10.1145\/1289816.1289877"},{"key":"9300_CR3","doi-asserted-by":"crossref","unstructured":"Allen J, Kennedy K, Porterfield C, Warren J (1983) Conversion of control dependence to data dependence. In: Proceeding of the 10th ACM symposium on principles of programming languages, pp 177\u2013189","DOI":"10.1145\/567067.567085"},{"key":"9300_CR4","doi-asserted-by":"crossref","unstructured":"Arnold R, Mueller F, Whalley D, Harmon M (1994) Bounding worst-case instruction cache performance. In: IEEE real-time systems symposium, pp 172\u2013181","DOI":"10.1109\/REAL.1994.342718"},{"issue":"4","key":"9300_CR5","first-page":"82","volume":"13","author":"P Axer","year":"2013","unstructured":"Axer P, Ernst R, Falk H, Girault A, Grund D, Guan N, Jonsson B, Marwedel P, Reineke J, Rochange C, Sebastian M, Hanxleden RV, Wilhelm R, Yi W (2013) Building timing predictable embedded systems. ACM Trans Embed Syst 13(4):82","journal-title":"ACM Trans Embed Syst"},{"key":"9300_CR6","doi-asserted-by":"crossref","unstructured":"Bachrach J, Vo H, Richards B, Lee Y, Waterman A, Avizienis R, Wawrzynek J, Asanovic K (2012) Chisel: constructing hardware in a scala embedded language. In: The 49th annual design automation conference (DAC 2012, Groeneveld P, Sciuto D, Hassoun S (eds). ACM, San Francisco, pp 1216\u20131225","DOI":"10.1145\/2228360.2228584"},{"key":"9300_CR7","unstructured":"Baldovin A, Mezzetti E, Vardanega T (2012) A time-composable operating system. In: Vardanega T (ed.) 12th international workshop on worst-case execution time analysis, WCET 2012, July 10, 2012, Pisa OASICS. Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik vol 23, pp 69\u201380"},{"key":"9300_CR8","doi-asserted-by":"publisher","unstructured":"Ballabriga C, Cass\u00e9 H, Rochange C, Sainrat P (2010) OTAWA: an open toolbox for adaptive WCET analysis. Springer, Heidelberg, pp 35\u201346. \n                    https:\/\/doi.org\/10.1007\/978-3-642-16256-5_6","DOI":"10.1007\/978-3-642-16256-5_6"},{"key":"9300_CR9","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/s11241-013-9196-y","volume":"50","author":"F Brandner","year":"2013","unstructured":"Brandner F, Hepp S, Jordan A (2013) Criticality: static profiling for real-time programs. Real-Time Syst 50:1\u201334. \n                    https:\/\/doi.org\/10.1007\/s11241-013-9196-y","journal-title":"Real-Time Syst"},{"key":"9300_CR10","doi-asserted-by":"publisher","unstructured":"Degasperi P, Hepp S, Puffitsch W, Schoeberl M (2014) A method cache for Patmos. In: Proceedings of the 17th IEEE symposium on object\/component\/service-oriented real-time distributed computing (ISORC 2014). IEEE, Reno, pp 100\u2013108. \n                    https:\/\/doi.org\/10.1109\/ISORC.2014.47","DOI":"10.1109\/ISORC.2014.47"},{"key":"9300_CR11","unstructured":"Delange J, Lec L (2011) POK, an ARINC653-compliant operating system released under the BSD license. In: 13th Real-Time Linux Workshop, vol 10"},{"key":"9300_CR12","doi-asserted-by":"crossref","unstructured":"Delvai M, Huber W, Puschner P, Steininger A (2003) Processor support for temporal predictability\u2014the SPEAR design example. In: Proceedings of the 15th Euromicro international conference on real-time systems","DOI":"10.1109\/EMRTS.2003.1212740"},{"key":"9300_CR13","doi-asserted-by":"crossref","unstructured":"Edwards SA, Kim S, Lee EA, Liu I, Patel HD, Schoeberl M (2009) A disruptive computer design idea: architectures with repeatable timing. In: Proceedings of IEEE international conference on computer design (ICCD 2009). IEEE, Lake Tahoe","DOI":"10.1109\/ICCD.2009.5413177"},{"key":"9300_CR14","doi-asserted-by":"publisher","unstructured":"Edwards SA, Lee EA (2007) The case for the precision timed (PRET) machine. In: DAC \u201907: Proceedings of the 44th annual conference on design automation. ACM, New York, pp 264\u2013265. \n                    https:\/\/doi.org\/10.1145\/1278480.1278545","DOI":"10.1145\/1278480.1278545"},{"key":"9300_CR15","doi-asserted-by":"crossref","unstructured":"Falk H, Kleinsorge JC (2009) Optimal static WCET-aware scratchpad allocation of program code. In: DAC \u201909: Proceedings of the conference on design automation, pp 732\u2013737","DOI":"10.1145\/1629911.1630101"},{"key":"9300_CR16","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/s11241-010-9101-x","volume":"46","author":"H Falk","year":"2010","unstructured":"Falk H, Lokuciejewski P (2010) A compiler framework for the reduction of worst-case execution time. Real-Time Syst 46:1\u201350","journal-title":"Real-Time Syst"},{"issue":"2\u20133","key":"9300_CR17","doi-asserted-by":"publisher","first-page":"131","DOI":"10.1023\/A:1008186323068","volume":"17","author":"C Ferdinand","year":"1999","unstructured":"Ferdinand C, Wilhelm R (1999) Efficient and precise cache behavior prediction for real-time systems. Real-Time Syst 17(2\u20133):131\u2013181","journal-title":"Real-Time Syst"},{"issue":"7","key":"9300_CR18","doi-asserted-by":"publisher","first-page":"478","DOI":"10.1109\/TC.1981.1675827","volume":"C\u201330","author":"JA Fisher","year":"1981","unstructured":"Fisher JA (1981) Trace scheduling: a technique for global microcode compaction. IEEE Trans Comput C\u201330(7):478\u2013490. \n                    https:\/\/doi.org\/10.1109\/TC.1981.1675827","journal-title":"IEEE Trans Comput"},{"key":"9300_CR19","unstructured":"Garside J, Audsley NC (2013) Investigating shared memory tree prefetching within multimedia noc architectures. In: Memory architecture and organisation workshop"},{"key":"9300_CR20","doi-asserted-by":"publisher","unstructured":"Gomony MD, Akesson B, Goossens K (2013) Architecture and optimal configuration of a real-time multi-channel memory controller. In: Design, automation test in Europe conference exhibition (DATE), pp 1307\u20131312 . \n                    https:\/\/doi.org\/10.7873\/DATE.2013.270","DOI":"10.7873\/DATE.2013.270"},{"issue":"1","key":"9300_CR21","doi-asserted-by":"publisher","first-page":"53","DOI":"10.1109\/12.743411","volume":"48","author":"CA Healy","year":"1999","unstructured":"Healy CA, Arnold RD, Mueller F, Whalley DB, Harmon MG (1999) Bounding pipeline and instruction cache performance. IEEE Trans. Comput 48(1):53\u201370","journal-title":"IEEE Trans. Comput"},{"key":"9300_CR22","unstructured":"Heckmann R, Ferdinand C (2013) Worst-case execution time prediction by static program analysis. Technical report, AbsInt Angewandte Informatik GmbH. [Online, last accessed November 2013]"},{"issue":"7","key":"9300_CR23","doi-asserted-by":"publisher","first-page":"1038","DOI":"10.1109\/JPROC.2003.814618","volume":"91","author":"R Heckmann","year":"2003","unstructured":"Heckmann R, Langenbach M, Thesing S, Wilhelm R (2003) The influence of processor architecture on the design and results of WCET tools. Proc IEEE 91(7):1038\u20131054","journal-title":"Proc IEEE"},{"key":"9300_CR24","doi-asserted-by":"publisher","unstructured":"Hepp S, Brandner F (2014) Splitting functions into single-entry regions. In: Chatha KS, Ernst R, Raghunathan A, Iyer R (eds) 2014 International conference on compilers, architecture and synthesis for embedded systems, CASES 2014, Uttar Pradesh, October 12-17, 2014, ACM. pp 17:1\u201317:10. \n                    https:\/\/doi.org\/10.1145\/2656106.2656128","DOI":"10.1145\/2656106.2656128"},{"key":"9300_CR25","doi-asserted-by":"publisher","unstructured":"Huber B, Hepp S, Schoeberl M (2014) Scope-based method cache analysis. In: Proceedings of the 14th international workshop on worst-case execution time analysis (WCET 2014), . Madrid, pp 73\u201382. \n                    https:\/\/doi.org\/10.4230\/OASIcs.WCET.2014.73","DOI":"10.4230\/OASIcs.WCET.2014.73"},{"key":"9300_CR26","doi-asserted-by":"publisher","unstructured":"Huber B, Prokesch D, Puschner P (2013) Combined WCET analysis of bitcode and machine code using control-flow relation graphs. In: Proceedings of the 14th ACM SIGPLAN\/SIGBED conference on Languages, compilers and tools for embedded systems (LCTES 2013). The Association for Computing Machinery, pp 163\u2013172. \n                    https:\/\/doi.org\/10.1145\/2499369.2465567","DOI":"10.1145\/2499369.2465567"},{"key":"9300_CR27","doi-asserted-by":"publisher","unstructured":"Huber B, Puffitsch W, Schoeberl M (2010) WCET driven design space exploration of an object cache. In: Proceedings of the 8th international workshop on java technologies for real-time and embedded systems (JTRES 2010). ACM, New York, pp 26\u201335. \n                    https:\/\/doi.org\/10.1145\/1850771.1850775","DOI":"10.1145\/1850771.1850775"},{"issue":"1","key":"9300_CR28","doi-asserted-by":"publisher","first-page":"229","DOI":"10.1007\/BF01205185","volume":"7","author":"WMW Hwu","year":"1993","unstructured":"Hwu WMW, Mahlke SA, Chen WY, Chang PP, Warter NJ, Bringmann RA, Ouellette RG, Hank RE, Kiyohara T, Haab GE, Holm JG, Lavery DM (1993) The superblock: an effective technique for vliw and superscalar compilation. J Supercomput 7(1):229\u2013248. \n                    https:\/\/doi.org\/10.1007\/BF01205185","journal-title":"J Supercomput"},{"key":"9300_CR29","doi-asserted-by":"publisher","unstructured":"Jordan A, Brandner F, Schoeberl M (2013) Static analysis of worst-case stack cache behavior. In: Proceedings of the 21st international conference on real-time networks and systems (RTNS 2013). ACM, New York, pp 55\u201364. \n                    https:\/\/doi.org\/10.1145\/2516821.2516828","DOI":"10.1145\/2516821.2516828"},{"key":"9300_CR30","doi-asserted-by":"publisher","first-page":"479","DOI":"10.1109\/TVLSI.2015.2405614","volume":"24","author":"E Kasapaki","year":"2016","unstructured":"Kasapaki E, Schoeberl M, S\u00f8rensen RB, M\u00fcller CT, Goossens K, Spars\u00f8 J (2016) Argo: a real-time network-on-chip architecture with an efficient GALS implementation. IEEE Trans Very Large Scale Integr (VLSI) Syst 24:479\u2013492. \n                    https:\/\/doi.org\/10.1109\/TVLSI.2015.2405614","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"9300_CR31","doi-asserted-by":"crossref","unstructured":"Kluge F, Gerdes M, Ungerer T (2014) An operating system for safety-critical applications on manycore processors. In: 17th IEEE international symposium on object oriented real-time distributed computing (ISORC), IEEE, pp 238\u2013245","DOI":"10.1109\/ISORC.2014.30"},{"key":"9300_CR32","doi-asserted-by":"crossref","unstructured":"Kluge F, Schoeberl M, Ungerer T (2016) Support for the logical execution time model on a time-predictable multicore processor. In: 14th international workshop on real-time networks. ACM SIGBED Review, Toulouse","DOI":"10.1145\/3015037.3015047"},{"key":"9300_CR33","doi-asserted-by":"crossref","unstructured":"Lakis E, Schoeberl M (2013) An SDRAM controller for real-time systems. In: Proceedings of the 9th workshop on software technologies for embedded and ubiquitous systems","DOI":"10.1109\/ISORC.2013.6913224"},{"key":"9300_CR34","doi-asserted-by":"publisher","unstructured":"Lam, M (1988) Software pipelining: an effective scheduling technique for VLIW machines. In: Proceedings of the ACM SIGPLAN 1988 conference on programming language design and implementation, PLDI \u201988. ACM, New York, pp 318\u2013328 \n                    https:\/\/doi.org\/10.1145\/53990.54022","DOI":"10.1145\/53990.54022"},{"key":"9300_CR35","doi-asserted-by":"crossref","unstructured":"Lickly B, Liu I, Kim S, Patel HD, Edwards SA, Lee EA (2008) Predictable programming on a precision timed architecture. In: Altman ER (ed) Proceedings of the international conference on compilers, architecture, and synthesis for embedded systems (CASES 2008). ACM, Atlanta, pp 137\u2013146","DOI":"10.1145\/1450095.1450117"},{"key":"9300_CR36","unstructured":"Lisper B (2014) SWEET: a tool for WCET flow analysis. In: Steffen B (ed) 6th International symposium on leveraging applications of formal methods, verification and validation. Springer, pp 482\u2013485."},{"key":"9300_CR37","unstructured":"Liu I (2012) Precision timed machines. Ph.D. thesis, EECS Department, University of California, Berkeley"},{"key":"9300_CR38","doi-asserted-by":"crossref","unstructured":"Liu I, Reineke J, Broman D, Zimmer M, Lee EA (2012) A PRET microarchitecture implementation with repeatable timing and competitive performance. In: Proceedings of IEEE international conference on computer design (ICCD 2012)","DOI":"10.1109\/ICCD.2012.6378622"},{"key":"9300_CR39","doi-asserted-by":"crossref","unstructured":"Liu I, Reineke J, Lee EA (2010) A PRET architecture supporting concurrent programs with composable timing properties. In: Signals, systems and computers, 2010 conference record of the forty-four asilomar conference on","DOI":"10.1109\/ACSSC.2010.5757922"},{"key":"9300_CR40","unstructured":"M\u00e4lardalen Real-Time Research Center: WCET benchmarks. Available at \n                    http:\/\/www.mrtc.mdh.se\/projects\/wcet\/benchmarks.html\n                    \n                   (accessed 2009)"},{"key":"9300_CR41","doi-asserted-by":"publisher","unstructured":"Metzlaff S, Ungerer T (2012) Replacement policies for a function-based instruction memory: a quantification of the impact on hardware complexity and wcet estimates. In: Real-time systems (ECRTS), 2012 24th Euromicro conference on, pp 112 \u2013121. \n                    https:\/\/doi.org\/10.1109\/ECRTS.2012.22","DOI":"10.1109\/ECRTS.2012.22"},{"key":"9300_CR42","doi-asserted-by":"publisher","unstructured":"Mische J, Guliashvili I, Uhrig S, Ungerer T (2010) How to enhance a superscalar processor to provide hard real-time capable in-order smt. In: 23rd International conference on architecture of computing systems (ARCS 2010). Springer, University of Augsburg, pp 2\u201314. \n                    https:\/\/doi.org\/10.1007\/978-3-642-11950-7_2","DOI":"10.1007\/978-3-642-11950-7_2"},{"issue":"1","key":"9300_CR43","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1814539.1814548","volume":"10","author":"C Pitter","year":"2010","unstructured":"Pitter C, Schoeberl M (2010) A real-time Java chip-multiprocessor. ACM Trans. Embed. Comput. Syst. 10(1):1\u201334. \n                    https:\/\/doi.org\/10.1145\/1814539.1814548","journal-title":"ACM Trans. Embed. Comput. Syst."},{"key":"9300_CR44","doi-asserted-by":"publisher","unstructured":"Prokesch D, Hepp S, Puschner PP (2015) A generator for time-predictable code. In: IEEE 18th international symposium on real-time distributed computing, ISORC 2015, Auckland 13-17 April, 2015. IEEE Computer Society, pp 27\u201334. \n                    https:\/\/doi.org\/10.1109\/ISORC.2015.40","DOI":"10.1109\/ISORC.2015.40"},{"key":"9300_CR45","unstructured":"Prokesch D, Huber B, Puschner P (2014) Towards automated generation of time-predictable code. In: International workshop on worst-case execution time analysis, OASIcs, vol 39, pp 103\u2013112. Schloss Dagstuhl"},{"key":"9300_CR46","doi-asserted-by":"crossref","unstructured":"Puschner P (2005) Experiments with WCET-oriented programming and the single-path architecture. In: Proceeding of the 10th IEEE international workshop on object-oriented real-time dependable systems","DOI":"10.1109\/WORDS.2005.36"},{"key":"9300_CR47","doi-asserted-by":"crossref","unstructured":"Puschner P, Kirner R, Huber B, Prokesch D (2012) Compiling for time predictability. In: Ortmeier F, Daniel P (eds) Computer safety, reliability, and security. Lecture Notes in Computer Science. vol 7613, Springer, Berlin, pp 382\u2013391","DOI":"10.1007\/978-3-642-33675-1_35"},{"key":"9300_CR48","doi-asserted-by":"crossref","unstructured":"Puschner P, Prokesch D, Huber B, Knoop J, Hepp S, Gebhard G (2013) The T-CREST approach of compiler and WCET-analysis integration. In: 9th workshop on software technologies for future embedded and ubiquitious systems (SEUS 2013), pp 33\u201340","DOI":"10.1109\/ISORC.2013.6913220"},{"key":"9300_CR49","doi-asserted-by":"publisher","unstructured":"Rocha A, Silva C, S\u00f8rensen RB, Spars\u00f8 J, Schoeberl M (2016) Avionics applications on a time-predictable chip-multiprocessor. In: 24th Euromicro international conference on parallel, distributed, and network-based processing (PDP 2016). IEEE Computer Society, pp 777\u2013785. \n                    https:\/\/doi.org\/10.1109\/PDP.2016.36","DOI":"10.1109\/PDP.2016.36"},{"key":"9300_CR50","unstructured":"Rochange C, Sainrat P (2003) Towards designing WCET-predictable processors. In: Proceedings of the 3rd international workshop on worst-case execution time analysis, WCET 2003, pp 87\u201390"},{"key":"9300_CR51","doi-asserted-by":"publisher","unstructured":"Schoeberl M (2004) A time predictable instruction cache for a Java processor. In: On the move to meaningful internet systems 2004: workshop on java technologies for real-time and embedded systems (JTRES 2004), LNCS, vol 3292. Springer, Agia Napa, pp 371\u2013382. \n                    https:\/\/doi.org\/10.1007\/b102133","DOI":"10.1007\/b102133"},{"issue":"1\u20132","key":"9300_CR52","doi-asserted-by":"publisher","first-page":"265","DOI":"10.1016\/j.sysarc.2007.06.001","volume":"54","author":"M Schoeberl","year":"2008","unstructured":"Schoeberl M (2008) A Java processor architecture for embedded real-time systems. J Syst Archit 54(1\u20132):265\u2013286. \n                    https:\/\/doi.org\/10.1016\/j.sysarc.2007.06.001","journal-title":"J Syst Archit"},{"key":"9300_CR53","doi-asserted-by":"publisher","unstructured":"Schoeberl M (2009) Time-predictable cache organization. In: Proceedings of the first international workshop on software technologies for future dependable distributed systems (STFSSD 2009). IEEE Computer Society, Tokyo, pp 11\u201316. \n                    https:\/\/doi.org\/10.1109\/STFSSD.2009.10","DOI":"10.1109\/STFSSD.2009.10"},{"key":"9300_CR54","doi-asserted-by":"publisher","unstructured":"Schoeberl M (2009) Time-predictable computer architecture. EURASIP Journal on Embedded Systems, vol 2009, Article ID 758480, p 17. \n                    https:\/\/doi.org\/10.1155\/2009\/758480","DOI":"10.1155\/2009\/758480"},{"key":"9300_CR55","doi-asserted-by":"crossref","unstructured":"Schoeberl, M.: Is time predictability quantifiable? In: International conference on embedded computer systems (SAMOS 2012). IEEE, Samos","DOI":"10.1109\/SAMOS.2012.6404196"},{"issue":"9","key":"9300_CR56","doi-asserted-by":"publisher","first-page":"449","DOI":"10.1016\/j.sysarc.2015.04.002","volume":"61","author":"M Schoeberl","year":"2015","unstructured":"Schoeberl M, Abbaspour S, Akesson B, Audsley N, Capasso R, Garside J, Goossens K, Goossens S, Hansen S, Heckmann R, Hepp S, Huber B, Jordan A, Kasapaki E, Knoop J, Li Y, Prokesch D, Puffitsch W, Puschner P, Rocha A, Silva C, Spars\u00f8 J, Tocchi A (2015) T-CREST: time-predictable multi-core architecture for embedded systems. J Syst Archit 61(9):449\u2013471. \n                    https:\/\/doi.org\/10.1016\/j.sysarc.2015.04.002","journal-title":"J Syst Archit"},{"key":"9300_CR57","unstructured":"Schoeberl M, Brandner F, Hepp S, Puffitsch W, Prokesch D (2014) Patmos reference handbook. Technical University of Denmark, Technical report"},{"key":"9300_CR58","doi-asserted-by":"publisher","unstructured":"Schoeberl M, Brandner F, Spars\u00f8 J, Kasapaki E (2012) A statically scheduled time-division-multiplexed network-on-chip for real-time systems. In: Proceedings of the 6th international symposium on networks-on-chip (NOCS). IEEE, Lyngby, pp 152\u2013160. \n                    https:\/\/doi.org\/10.1109\/NOCS.2012.25","DOI":"10.1109\/NOCS.2012.25"},{"key":"9300_CR59","doi-asserted-by":"publisher","unstructured":"Schoeberl M, Chong DV, Puffitsch W, Spars\u00f8 J (2014) A time-predictable memory network-on-chip. In: Proceedings of the 14th international workshop on worst-case execution time analysis (WCET 2014). Madrid, pp 53\u201362. \n                    https:\/\/doi.org\/10.4230\/OASIcs.WCET.2014.53","DOI":"10.4230\/OASIcs.WCET.2014.53"},{"issue":"1","key":"9300_CR60","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/s11241-012-9159-8","volume":"49","author":"M Schoeberl","year":"2013","unstructured":"Schoeberl M, Huber B, Puffitsch W (2013) Data cache organization for accurate timing analysis. Real-Time Syst 49(1):1\u201328. \n                    https:\/\/doi.org\/10.1007\/s11241-012-9159-8","journal-title":"Real-Time Syst"},{"key":"9300_CR61","doi-asserted-by":"crossref","unstructured":"Schoeberl M, Puffitsch W, Huber B (2009) Towards time-predictable data caches for chip-multiprocessors. In: Proceedings of the seventh IFIP workshop on software technologies for future embedded and ubiquitous systems (SEUS 2009), no. 5860 in LNCS, Springer, pp 180\u2013191","DOI":"10.1007\/978-3-642-10265-3_17"},{"key":"9300_CR62","unstructured":"Schoeberl M, Schleuniger P, Puffitsch W, Brandner F, Probst CW, Karlsson S, Thorn T (2011) Towards a time-predictable dual-issue microprocessor: the Patmos approach. In: First workshop on bringing theory to practice: predictability and performance in embedded systems (PPES 2011). Grenoble, pp 11\u201320"},{"key":"9300_CR63","doi-asserted-by":"crossref","unstructured":"Spars\u00f8 J, Kasapaki E, Schoeberl M (2013) An area-efficient network interface for a TDM-based network-on-chip. In: Proceedings of the conference on design, automation and test in Europe, DATE \u201913. EDA Consortium, San Jose, pp 1044\u20131047","DOI":"10.7873\/DATE.2013.217"},{"key":"9300_CR64","unstructured":"Starke RA (2016) Design and evaluation of a vliw processor for real-time systems. Ph.D. thesis, Universidade Federal de Santa Catarina"},{"issue":"3","key":"9300_CR65","doi-asserted-by":"publisher","first-page":"46:1","DOI":"10.1145\/2889490","volume":"15","author":"RA Starke","year":"2016","unstructured":"Starke RA, Carminati A, Oliveira RSD (2016) Evaluating the design of a VLIW processor for real-time systems. ACM Trans Embed Comput Syst 15(3):46:1\u201346:26. \n                    https:\/\/doi.org\/10.1145\/2889490","journal-title":"ACM Trans Embed Comput Syst"},{"issue":"2\u20133","key":"9300_CR66","doi-asserted-by":"publisher","first-page":"157","DOI":"10.1023\/B:TIME.0000045316.66276.6e","volume":"28","author":"L Thiele","year":"2004","unstructured":"Thiele L, Wilhelm R (2004) Design for timing predictability. Real-Time Syst 28(2\u20133):157\u2013177","journal-title":"Real-Time Syst"},{"issue":"5","key":"9300_CR67","doi-asserted-by":"publisher","first-page":"66","DOI":"10.1109\/MM.2010.78","volume":"30","author":"T Ungerer","year":"2010","unstructured":"Ungerer T, Cazorla F, Sainrat P, Bernat G, Petrov Z, Rochange C, Qui\u00f1ones E, Gerdes M, Paolieri M, Wolf J (2010) Merasa: Multi-core execution of hard real-time applications supporting analysability. Micro IEEE 30(5):66\u201375. \n                    https:\/\/doi.org\/10.1109\/MM.2010.78","journal-title":"Micro IEEE"},{"key":"9300_CR68","unstructured":"Whitham J (2008) Real-time processor architectures for worst case execution time reduction. Ph.D. thesis, University of York"},{"key":"9300_CR69","doi-asserted-by":"publisher","unstructured":"Whitham J, Audsley N (2008) Using trace scratchpads to reduce execution times in predictable real-time architectures. In: Proceedings of the real-time and embedded technology and applications symposium (RTAS 2008), pp 305\u2013316. \n                    https:\/\/doi.org\/10.1109\/RTAS.2008.11","DOI":"10.1109\/RTAS.2008.11"},{"key":"9300_CR70","doi-asserted-by":"crossref","unstructured":"Whitham J, Audsley N (2009) Implementing time-predictable load and store operations. In: Proceedings of the international conference on embedded software (EMSOFT 2009)","DOI":"10.1145\/1629335.1629371"},{"issue":"7","key":"9300_CR71","doi-asserted-by":"publisher","first-page":"966","DOI":"10.1109\/TCAD.2009.2013287","volume":"28","author":"R Wilhelm","year":"2009","unstructured":"Wilhelm R, Grund D, Reineke J, Schlickling M, Pister M, Ferdinand C (2009) Memory hierarchies, pipelines, and buses for future architectures in time-critical embedded systems. IEEE Trans CAD Integr Circuits Sys 28(7):966\u2013978","journal-title":"IEEE Trans CAD Integr Circuits Sys"},{"key":"9300_CR72","doi-asserted-by":"crossref","unstructured":"Ziccardi M, Schoeberl M, Vardanega T (2015) A time-composable operating system for the Patmos processor. In: The 30th ACM\/SIGAPP symposium on applied computing, embedded systems track. ACM Press, Salamanca","DOI":"10.1145\/2695664.2695685"},{"key":"9300_CR73","doi-asserted-by":"crossref","unstructured":"Zimmer M, Broman D, Shaver C, Lee EA (2014) FlexPRET: a processor platform for mixed-criticality systems. In: Proceedings of the 20th ieee real-time and embedded technology and application symposium (RTAS). Berlin","DOI":"10.1109\/RTAS.2014.6925994"}],"container-title":["Real-Time Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11241-018-9300-4\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11241-018-9300-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11241-018-9300-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,5,19]],"date-time":"2020-05-19T01:52:20Z","timestamp":1589853140000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11241-018-9300-4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,2,23]]},"references-count":73,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2018,4]]}},"alternative-id":["9300"],"URL":"https:\/\/doi.org\/10.1007\/s11241-018-9300-4","relation":{},"ISSN":["0922-6443","1573-1383"],"issn-type":[{"type":"print","value":"0922-6443"},{"type":"electronic","value":"1573-1383"}],"subject":[],"published":{"date-parts":[[2018,2,23]]},"assertion":[{"value":"23 February 2018","order":1,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}