{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,7]],"date-time":"2025-08-07T20:37:57Z","timestamp":1754599077313,"version":"3.37.3"},"reference-count":54,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2019,3,6]],"date-time":"2019-03-06T00:00:00Z","timestamp":1551830400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Real-Time Syst"],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1007\/s11241-019-09333-z","type":"journal-article","created":{"date-parts":[[2019,3,6]],"date-time":"2019-03-06T20:03:08Z","timestamp":1551902588000},"page":"810-849","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":11,"title":["Cache-conscious off-line real-time scheduling for multi-core platforms: algorithms and implementation"],"prefix":"10.1007","volume":"55","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9310-9651","authenticated-orcid":false,"given":"Viet Anh","family":"Nguyen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Damien","family":"Hardy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Isabelle","family":"Puaut","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2019,3,6]]},"reference":[{"key":"9333_CR1","doi-asserted-by":"crossref","unstructured":"Abdallah L, Jan M, Ermont J, Fraboul C (2016) Reducing the contention experienced by real-time core-to-i\/o flows over a tilera-like network on chip. In: 28th Euromicro conference on real-time systems, ECRTS 2016, Toulouse, France, July 5\u20138, vol 86\u201396","DOI":"10.1109\/ECRTS.2016.9"},{"key":"9333_CR2","doi-asserted-by":"crossref","unstructured":"Altmeyer S, Davis RI, Indrusiak L, Maiza C, Nelis V, Reineke J (2015) A generic and compositional framework for multicore response time analysis. In: International conference on real time and networks systems, RTNS \u201915, pp 129\u2013138","DOI":"10.1145\/2834848.2834862"},{"key":"9333_CR3","unstructured":"Arnaud A, Puaut I (2006) Dynamic instruction cache locking in hard real-time systems. In: International conference on real-time networks and systems (RTNS), pp 1\u201310"},{"key":"9333_CR4","doi-asserted-by":"crossref","unstructured":"Bahn JH, Yang J, Bagherzadeh N (2008) Parallel FFT algorithms on network-on-chips. In: Fifth international conference on information technology: new generations (ITNG 2008), pp 1087\u20131093","DOI":"10.1109\/ITNG.2008.55"},{"key":"9333_CR5","doi-asserted-by":"crossref","unstructured":"Becker M, Dasari D, Nikolic B, Akesson B, N\u00e9lis V, Nolte T (2016) Contention-free execution of automotive applications on a clustered many-core platform. In: 28th Euromicro conference on real-time systems, ECRTS, pp 14\u201324","DOI":"10.1109\/ECRTS.2016.14"},{"key":"9333_CR6","unstructured":"Calandrino JM, Anderson JH (2009) On the design and implementation of a cache-aware multicore real-time scheduler. In: 21st Euromicro conference on real-time systems, pp. 194\u2013204"},{"key":"9333_CR7","doi-asserted-by":"crossref","unstructured":"Carle T, Djemal M, Potop-Butucaru D, de\u00a0Simone R, Zhang Z (2014) Static mapping of real-time applications onto massively parallel processor arrays. In: Proceedings of the 2014 14th international conference on application of concurrency to system design, ACSD \u201914, pp 112\u2013121","DOI":"10.1109\/ACSD.2014.19"},{"key":"9333_CR8","doi-asserted-by":"crossref","unstructured":"Chattopadhyay S, Roychoudhury A, Mitra T (2010) Modeling shared cache and bus in multi-cores for timing analysis. In: Proceedings of the 13th international workshop on software & compilers for embedded systems, SCOPES \u201910, pp 6:1\u20136:10","DOI":"10.1145\/1811212.1811220"},{"key":"9333_CR9","doi-asserted-by":"publisher","unstructured":"Dasari D, N\u00e9lis V (2012) An analysis of the impact of bus contention on the WCET in multicores. In: Min G, Hu J, Liu LC, Yang LT, Seelam S, Lef\u00e8vre L (eds) 14th IEEE international conference on high performance computing and communication & 9th IEEE international conference on embedded software and systems, HPCC-ICESS 2012, Liverpool, UK, June 25\u201327, 2012. IEEE Computer Society, pp 1450\u20131457. \n                    https:\/\/doi.org\/10.1109\/HPCC.2012.212","DOI":"10.1109\/HPCC.2012.212"},{"key":"9333_CR10","doi-asserted-by":"publisher","unstructured":"Dasari D, Andersson B, N\u00e9lis V, Petters SM, Easwaran A, Lee J (2011) Response time analysis of cots-based multicores considering the contention on the shared memory bus. In: IEEE 10th international conference on trust, security and privacy in computing and communications, TrustCom 2011, Changsha, China, 16\u201318 November, 2011. IEEE Computer Society, pp 1068\u20131075. \n                    https:\/\/doi.org\/10.1109\/TrustCom.2011.146","DOI":"10.1109\/TrustCom.2011.146"},{"issue":"4","key":"9333_CR11","doi-asserted-by":"publisher","first-page":"35:1","DOI":"10.1145\/1978802.1978814","volume":"43","author":"RI Davis","year":"2011","unstructured":"Davis RI, Burns A (2011) A survey of hard real-time scheduling for multiprocessor systems. ACM Comput Surv 43(4):35:1\u201335:44","journal-title":"ACM Comput Surv"},{"key":"9333_CR12","unstructured":"Ding H, Liang Y, Mitra T (2013) Shared cache aware task mapping for WCRT minimization. In: 8th Asia and south Pacific design automation conference, ASP-DAC, pp 735\u2013740"},{"key":"9333_CR13","doi-asserted-by":"crossref","unstructured":"Dupont de Dinechin B, van Amstel D, Poulhi\u00e8s M, Lager G (2014) Time-critical computing on a single-chip massively parallel processor. In: Proceedings of the conference on design, automation & test in Europe, DATE \u201914, pp 97:1\u201397:6","DOI":"10.7873\/DATE.2014.110"},{"key":"9333_CR14","unstructured":"Fernandez G, Abella J, Qui\u00f1ones E, Rochange C, Vardanega T, Cazorla FJ (2014) Contention in multicore hardware shared resources: understanding of the state of the art. In: 14th international workshop on worst-case execution time analysis, OpenAccess series in informatics (OASIcs), pp 31\u201342"},{"key":"9333_CR15","doi-asserted-by":"publisher","first-page":"11","DOI":"10.1109\/MC.2005.160","volume":"38","author":"D Geer","year":"2005","unstructured":"Geer D (2005) Industry trends: chip makers turn to multicore processors. Computer 38:11\u201313","journal-title":"Computer"},{"key":"9333_CR16","doi-asserted-by":"crossref","unstructured":"Guan N, Stigge M, Yi W, Yu G (2009) Cache-aware scheduling and analysis for multicores. In: Proceedings of the seventh ACM international conference on embedded software, EMSOFT \u201909, pp 245\u2013254","DOI":"10.1145\/1629335.1629369"},{"key":"9333_CR17","volume-title":"Gurobi optimizer reference manual","author":"Gurobi Optimization, Inc.","year":"2015","unstructured":"Gurobi Optimization, Inc. (2015) Gurobi optimizer reference manual. Gurobi Optimization, Inc., Oregon"},{"key":"9333_CR18","unstructured":"Hardy D, Piquet T, Puaut I (2009) Using bypass to tighten WCET estimates for multi-core processors with shared instruction caches. In: Proceedings of the 30th IEEE real-time systems symposium, RTSS, pp 68\u201377"},{"issue":"11","key":"9333_CR19","doi-asserted-by":"publisher","first-page":"1023","DOI":"10.1109\/TC.1984.1676376","volume":"33","author":"H Kasahara","year":"1984","unstructured":"Kasahara H, Narita S (1984) Practical multiprocessor scheduling algorithms for efficient parallel processing. IEEE Trans Comput 33(11):1023\u20131029","journal-title":"IEEE Trans Comput"},{"issue":"2","key":"9333_CR20","doi-asserted-by":"publisher","first-page":"185","DOI":"10.1007\/s11241-013-9189-x","volume":"50","author":"T Kelter","year":"2014","unstructured":"Kelter T, Falk H, Marwedel P, Chattopadhyay S, Roychoudhury A (2014) Static analysis of multi-core tdma resource arbitration delays. Real-Time Syst 50(2):185\u2013229","journal-title":"Real-Time Syst"},{"key":"9333_CR21","doi-asserted-by":"publisher","unstructured":"Kim H, de\u00a0Niz D, Andersson B, Klein MH, Mutlu O, Rajkumar R (2014) Bounding memory interference delay in cots-based multi-core systems. In: 20th IEEE real-time and embedded technology and applications symposium, RTAS 2014, Berlin, Germany, April 15\u201317, 2014. IEEE Computer Society, pp 145\u2013154. \n                    https:\/\/doi.org\/10.1109\/RTAS.2014.6925998","DOI":"10.1109\/RTAS.2014.6925998"},{"issue":"3","key":"9333_CR22","doi-asserted-by":"publisher","first-page":"356","DOI":"10.1007\/s11241-016-9248-1","volume":"52","author":"H Kim","year":"2016","unstructured":"Kim H, de Niz D, Andersson B, Klein MH, Mutlu O, Rajkumar R (2016) Bounding and reducing memory interference in cots-based multi-core systems. Real-Time Syst 52(3):356\u2013395. \n                    https:\/\/doi.org\/10.1007\/s11241-016-9248-1","journal-title":"Real-Time Syst"},{"key":"9333_CR23","doi-asserted-by":"crossref","unstructured":"Kwok YK, Ahmad I (1999a) Benchmarking and comparison of the task graph scheduling algorithms. J Parallel Distrib Comput 59:381\u2013422","DOI":"10.1006\/jpdc.1999.1578"},{"key":"9333_CR24","doi-asserted-by":"crossref","unstructured":"Kwok YK, Ahmad I (1999b) Static scheduling algorithms for allocating directed task graphs to multiprocessors. ACM Comput Surv 31(4):406\u2013471","DOI":"10.1145\/344588.344618"},{"key":"9333_CR25","unstructured":"Li YTS, Malik S (1995) Performance analysis of embedded software using implicit path enumeration. In: Proceedings of the 32nd annual ACM\/IEEE design automation conference, pp 456\u2013461"},{"issue":"6","key":"9333_CR26","doi-asserted-by":"publisher","first-page":"638","DOI":"10.1007\/s11241-012-9160-2","volume":"48","author":"Y Liang","year":"2012","unstructured":"Liang Y, Ding H, Mitra T, Roychoudhury A, Li Y, Suhendra V (2012) Timing analysis of concurrent programs running on shared cache multi-cores. Real-time Syst 48(6):638\u2013680","journal-title":"Real-time Syst"},{"key":"9333_CR27","unstructured":"Maaita A, Pont MJ (2005) Using \u201cplanned pre-emption\u201d to reduce levels of task jitter in a time-triggered hybrid scheduler. In: Proceedings of the second UK embedded forum (Birmingham, UK), pp 18\u201335"},{"key":"9333_CR28","doi-asserted-by":"crossref","unstructured":"Martinez S, Hardy D, Puaut I (2017) Quantifying wcet reduction of parallel applications by introducing slack time to limit resource contention. In: Proceedings of the 25th international conference on real-time networks and systems, RTNS 2017, Grenoble, France, October 04\u201306, 2017, pp 188\u2013197","DOI":"10.1145\/3139258.3139263"},{"key":"9333_CR29","unstructured":"N\u00e9lis V, Yomsi PM, Pinho LM, Fonseca JC, Bertogna M, Qui\u00f1ones E, Vargas R, Marongiu A (2014) The challenge of time-predictability in modern many-core architectures. In: 14th international workshop on worst-case execution time analysis, OpenAccess series in informatics (OASIcs), vol 39, pp 63\u201372"},{"key":"9333_CR30","unstructured":"N\u00e9lis V, Yomsi PM, Pinho LM (2016) The variability of application execution times on a multi-core platform. In: 16th international workshop on worst-case execution time analysis (WCET 2016), OpenAccess series in informatics (OASIcs), pp 1\u201311"},{"key":"9333_CR31","doi-asserted-by":"crossref","unstructured":"Nemer F, Cass\u00e9 H, Sainrat P, Awada A (2007) Improving the worst-case execution time accuracy by inter-task instruction cache analysis. In: IEEE second international symposium on industrial embedded systems, SIES, pp 25\u201332","DOI":"10.1109\/SIES.2007.4297313"},{"key":"9333_CR32","volume-title":"Integer and combinatorial optimization. Wiley interscience series in discrete mathematics and optimization","author":"GL Nemhauser","year":"1999","unstructured":"Nemhauser GL, Wolsey LA (1999) Integer and combinatorial optimization. Wiley interscience series in discrete mathematics and optimization. Wiley, New York"},{"key":"9333_CR33","unstructured":"Nguyen VA, Hardy D, Puaut I (2017) Cache-conscious offline real-time task scheduling for multi-core processors. In: 29th Euromicro conference on real-time systems (ECRTS 2017), pp 14:1\u201314:22"},{"key":"9333_CR34","doi-asserted-by":"crossref","unstructured":"Pellizzoni R, Betti E, Bak S, Yao G, Criswell J, Caccamo M, Kegley R (2011) A predictable execution model for cots-based embedded systems. In: Proceedings of the 2011 17th IEEE real-time and embedded technology and applications symposium, RTAS \u201911, pp 269\u2013279","DOI":"10.1109\/RTAS.2011.33"},{"key":"9333_CR35","doi-asserted-by":"crossref","unstructured":"Perret Q, Maur\u00e8re P, Noulard E, Pagetti C, Sainrat P, Triquet B (2016a) Mapping hard real-time applications on many-core processors. In: Proceedings of the 24th international conference on real-time networks and systems, RTNS \u201916. ACM, pp 235\u2013244","DOI":"10.1145\/2997465.2997496"},{"key":"9333_CR36","doi-asserted-by":"crossref","unstructured":"Perret Q, Maur\u00e8re P, Noulard E, Pagetti C, Sainrat P, Triquet B (2016b) Temporal isolation of hard real-time applications on many-core processors. In: 2016 IEEE real-time and embedded technology and applications symposium (RTAS), pp 37\u201347","DOI":"10.1109\/RTAS.2016.7461363"},{"issue":"2","key":"9333_CR37","doi-asserted-by":"publisher","first-page":"113","DOI":"10.1109\/TC.2006.29","volume":"55","author":"T Phatrapornnant","year":"2006","unstructured":"Phatrapornnant T, Pont MJ (2006) Reducing jitter in embedded systems employing a time-triggered software architecture and dynamic voltage scaling. IEEE Trans Comput 55(2):113\u2013124. \n                    https:\/\/doi.org\/10.1109\/TC.2006.29","journal-title":"IEEE Trans Comput"},{"key":"9333_CR38","doi-asserted-by":"crossref","unstructured":"Phavorin G, Richard P, Goossens J, Chapeaux T, Maiza C (2015) Scheduling with preemption delays: anomalies and issues. In: Proceedings of the 23rd international conference on real time and networks systems, RTNS \u201915, pp 109\u2013118","DOI":"10.1145\/2834848.2834853"},{"key":"9333_CR39","unstructured":"Potop-Butucaru D, Puaut I (2013) Integrated worst-case execution time estimation of multicore applications. In: 13th international workshop on worst-case execution time analysis, vol\u00a030, pp 21\u201331"},{"key":"9333_CR40","doi-asserted-by":"crossref","unstructured":"Puaut I, Decotigny D (2002) Low-complexity algorithms for static cache locking in multitasking hard real-time systems. In: Proceedings of the 23rd IEEE real-time systems symposium, pp 114\u2013123","DOI":"10.1109\/REAL.2002.1181567"},{"issue":"5","key":"9333_CR41","doi-asserted-by":"publisher","first-page":"526","DOI":"10.1007\/s11241-015-9232-1","volume":"51","author":"W Puffitsch","year":"2015","unstructured":"Puffitsch W, Noulard E, Pagetti C (2015) Off-line mapping of multi-rate dependent task sets to many-core platforms. Real-Time Syst 51(5):526\u2013565","journal-title":"Real-Time Syst"},{"key":"9333_CR42","doi-asserted-by":"crossref","unstructured":"Rihani H, Moy M, Maiza C, Davis RI, Altmeyer S (2016) Response time analysis of synchronous data flow programs on a many-core processor. In: Proceedings of the 24th international conference on real-time networks and systems, RTNS \u201916, pp 67\u201376","DOI":"10.1145\/2997465.2997472"},{"key":"9333_CR43","doi-asserted-by":"publisher","first-page":"164:1","DOI":"10.1145\/3126496","volume":"16","author":"B Rouxel","year":"2017","unstructured":"Rouxel B, Derrien S, Puaut I (2017) Tightening contention delays while scheduling parallel applications on multi-core architectures. ACM Trans Embed Comput Syst 16:164:1\u2013164:20","journal-title":"ACM Trans Embed Comput Syst"},{"key":"9333_CR44","doi-asserted-by":"publisher","first-page":"34","DOI":"10.1109\/MM.2016.25","volume":"36","author":"A Sodani","year":"2016","unstructured":"Sodani A, Gramunt R, Corbal J, Kim HS, Vinod K, Chinthamani S, Hutsell S, Agarwal R, Liu YC (2016) Knights landing: second-generation Intel Xeon Phi product. IEEE Micro 36:34\u201346","journal-title":"IEEE Micro"},{"key":"9333_CR45","doi-asserted-by":"crossref","unstructured":"Suhendra V, Raghavan C, Mitra T (2006) Integrated scratchpad memory optimization and task scheduling for MPSoC architectures. In: International conference on compilers, architecture and synthesis for embedded systems, CASES \u201906, pp 401\u2013410","DOI":"10.1145\/1176760.1176809"},{"key":"9333_CR46","doi-asserted-by":"crossref","unstructured":"Tendulkar P, Poplavko P, Galanommatis I, Maler O (2014) Many-core scheduling of data parallel applications using SMT solvers. In: 17th Euromicro conference on digital system design, DSD, pp 615\u2013622","DOI":"10.1109\/DSD.2014.10"},{"key":"9333_CR47","doi-asserted-by":"crossref","unstructured":"Tessler C, Fisher N (2016) BUNDLE: real-time multi-threaded scheduling to reduce cache contention. In: IEEE real-time systems symposium, RTSS, pp 279\u2013290","DOI":"10.1109\/RTSS.2016.035"},{"key":"9333_CR48","doi-asserted-by":"crossref","unstructured":"Thies W, Amarasinghe S (2010) An empirical characterization of stream programs and its implications for language and compiler design. In: Proceedings of the 19th international conference on parallel architectures and compilation techniques, PACT \u201910, pp 365\u2013376","DOI":"10.1145\/1854273.1854319"},{"issue":"3","key":"9333_CR49","doi-asserted-by":"publisher","first-page":"195","DOI":"10.1145\/1108956.1108957","volume":"37","author":"V Venkatachalam","year":"2005","unstructured":"Venkatachalam V, Franz M (2005) Power reduction techniques for microprocessor systems. ACM Comput Surv 37(3):195\u2013237","journal-title":"ACM Comput Surv"},{"key":"9333_CR50","doi-asserted-by":"crossref","unstructured":"Ward BC, Thekkilakattil A, Anderson JH (2014) Optimizing preemption-overhead accounting in multiprocessor real-time systems. In: Proceedings of the 22nd international conference on real-time networks and systems, RTNS \u201914, pp 235:235\u2013235:243","DOI":"10.1145\/2659787.2659811"},{"key":"9333_CR51","doi-asserted-by":"publisher","first-page":"15","DOI":"10.1109\/MM.2007.4378780","volume":"27","author":"D Wentzlaff","year":"2007","unstructured":"Wentzlaff D, Griffin P, Hoffmann H, Bao L, Edwards B, Ramey C, Mattina M, Miao CC, Brown JF III, Agarwal A (2007) On-chip interconnection architecture of the tile processor. IEEE Micro 27:15\u201331","journal-title":"IEEE Micro"},{"key":"9333_CR52","doi-asserted-by":"crossref","unstructured":"Wilhelm R, Engblom J, Ermedahl A, Holsti N, Thesing S, Whalley D, Bernat G, Ferdinand C, Heckmann R, Mitra T, Mueller F, Puaut I, Puschner P, Staschulat J, Stenstr\u00f6m P (2008) The worst-case execution-time problem: overview of methods and survey of tools. ACM Trans Embed Comput Syst 7(3):36:1\u201336:53","DOI":"10.1145\/1347375.1347389"},{"issue":"7","key":"9333_CR53","doi-asserted-by":"publisher","first-page":"966","DOI":"10.1109\/TCAD.2009.2013287","volume":"28","author":"R Wilhelm","year":"2009","unstructured":"Wilhelm R, Grund D, Reineke J, Schlickling M, Pister M, Ferdinand C (2009) Memory hierarchies, pipelines, and buses for future architectures in time-critical embedded systems. IEEE Trans. CAD Integr Circ Syst 28(7):966\u2013978","journal-title":"IEEE Trans. CAD Integr Circ Syst"},{"issue":"6","key":"9333_CR54","doi-asserted-by":"publisher","first-page":"681","DOI":"10.1007\/s11241-012-9158-9","volume":"48","author":"G Yao","year":"2012","unstructured":"Yao G, Pellizzoni R, Bak S, Betti E, Caccamo M (2012) Memory-centric scheduling for multicore hard real-time systems. Real-Time Syst 48(6):681\u2013715","journal-title":"Real-Time Syst"}],"container-title":["Real-Time Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11241-019-09333-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11241-019-09333-z\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11241-019-09333-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,3,5]],"date-time":"2020-03-05T00:13:52Z","timestamp":1583367232000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11241-019-09333-z"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3,6]]},"references-count":54,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2019,10]]}},"alternative-id":["9333"],"URL":"https:\/\/doi.org\/10.1007\/s11241-019-09333-z","relation":{},"ISSN":["0922-6443","1573-1383"],"issn-type":[{"type":"print","value":"0922-6443"},{"type":"electronic","value":"1573-1383"}],"subject":[],"published":{"date-parts":[[2019,3,6]]},"assertion":[{"value":"6 March 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}