{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,10]],"date-time":"2026-07-10T06:26:40Z","timestamp":1783664800772,"version":"3.55.0"},"reference-count":37,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2019,9,5]],"date-time":"2019-09-05T00:00:00Z","timestamp":1567641600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2019,9,5]],"date-time":"2019-09-05T00:00:00Z","timestamp":1567641600000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100004710","name":"Hitachi America","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004710","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100008676","name":"CMC Microsystems","doi-asserted-by":"crossref","id":[{"id":"10.13039\/100008676","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Real-Time Syst"],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1007\/s11241-019-09340-0","type":"journal-article","created":{"date-parts":[[2019,9,5]],"date-time":"2019-09-05T15:02:47Z","timestamp":1567695767000},"page":"850-888","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":33,"title":["A real-time scratchpad-centric OS with predictable inter\/intra-core communication for multi-core embedded systems"],"prefix":"10.1007","volume":"55","author":[{"given":"Rohan","family":"Tabish","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Renato","family":"Mancuso","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Saud","family":"Wasly","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rodolfo","family":"Pellizzoni","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Marco","family":"Caccamo","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2019,9,5]]},"reference":[{"key":"9340_CR1","doi-asserted-by":"crossref","unstructured":"Bai K, Lu J, Shrivastava A, Holton B (2013) CMSM: an efficient and effective code management for software managed multicores. In: Hardware\/software codesign and system synthesis (CODES+ ISSS), 2013 international conference on, IEEE, pp 1\u20139","DOI":"10.1109\/CODES-ISSS.2013.6658998"},{"issue":"1","key":"9340_CR2","doi-asserted-by":"publisher","first-page":"45","DOI":"10.1109\/TC.2011.202","volume":"62","author":"E Betti","year":"2013","unstructured":"Betti E, Bak S, Pellizzoni R, Caccamo M, Sha L (2013) Real-time I\/O management system with COTS peripherals. IEEE Trans Comput 62(1):45\u201358","journal-title":"IEEE Trans Comput"},{"key":"9340_CR3","doi-asserted-by":"crossref","unstructured":"Bui D, Lee EA, Liu I, Patel H, Reineke J (2011) Temporal isolation on multiprocessing architectures. In: Design automation conference (DAC), pp 274 \u2013 279","DOI":"10.1145\/2024724.2024787"},{"key":"9340_CR4","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-0676-1","volume-title":"Hard real-time computing systems: predictable scheduling algorithms and applications","author":"GC Buttazzo","year":"2011","unstructured":"Buttazzo GC (2011) Hard real-time computing systems: predictable scheduling algorithms and applications, vol 24. Springer, New York"},{"issue":"3\u20134","key":"9340_CR5","doi-asserted-by":"publisher","first-page":"199","DOI":"10.1561\/1000000037","volume":"8","author":"S Chattopadhyay","year":"2014","unstructured":"Chattopadhyay S, Roychoudhury A, Ros\u00e9n J, Eles P, Peng Z (2014) Time-predictable embedded software on multi-core platforms: analysis and optimization. Found Trends Electron Des Autom 8(3\u20134):199\u2013356","journal-title":"Found Trends Electron Des Autom"},{"key":"9340_CR6","unstructured":"Deverge J-F, Puaut I (2007) WCET-directed dynamic scratchpad memory allocation of data. In: Real-time systems, 2007. ECRTS\u201907. 19th Euromicro Conference on, IEEE, pp 179\u2013190"},{"key":"9340_CR7","unstructured":"Durrieu G, Faugere M, Girbal S, Perez DG, Pagetti C, Puffitsch W (2014) Predictable flight management system implementation on a multicore processor. In: ERTSS\u201914"},{"key":"9340_CR8","unstructured":"FAA position paper on multi-core processors, CAST-32 (rev 0). \n                    http:\/\/www.faa.gov\/aircraft\/air_cert\/design_approvals\/air_software\/cast\/cast_papers\/media\/cast32.pdf\n                    \n                  . Accessed 26 Jan 2015"},{"key":"9340_CR9","doi-asserted-by":"crossref","unstructured":"Falk H, Kleinsorge JC (2009) Optimal static WCET-aware scratchpad allocation of program code. In: Proceedings of the 46th annual design automation conference, ACM, pp 732\u2013737","DOI":"10.1145\/1629911.1630101"},{"key":"9340_CR10","unstructured":"Farshchi F, Valsan PK, Mancuso R, Yun H (2018) Deterministic memory abstraction and supporting multicore system architecture"},{"key":"9340_CR11","doi-asserted-by":"crossref","unstructured":"Flodin J, Lampka K, Wang Y (2014) Dynamic budgeting for settling dram contention of co-running hard and soft real-time tasks. In: Industrial embedded systems (SIES), 2014 9th IEEE international symposium on, IEEE, pp 151\u2013159","DOI":"10.1109\/SIES.2014.6871199"},{"key":"9340_CR12","unstructured":"Girbal S, Jean X, Le Rhun J, Perez DG, Gatti M (2015) Deterministic platform software for hard real-time systems using multi-core COTS. In: Digital avionics systems conference (DASC), 2015 IEEE\/AIAA 34th, IEEE, pp 8D4\u20131"},{"key":"9340_CR13","doi-asserted-by":"crossref","unstructured":"Jean X, Faura D, Gatti M, Pautet L, Robert T (2012) Ensuring robust partitioning in multicore platforms for ima systems. In: Digital avionics systems conference (DASC), 2012 IEEE\/AIAA 31st, IEEE, pp 7A4\u20131","DOI":"10.1109\/DASC.2012.6382408"},{"key":"9340_CR14","unstructured":"Kai L, Adam L (2016) Resolving contention for networks-on-chips: Combining time-triggered application scheduling with dynamic budgeting of memory bus use. In: International GI\/ITG conference on measurement, modelling, and evaluation of computing systems and dependability and fault tolerance, Springer, pp 137\u2013152"},{"issue":"5\u20136","key":"9340_CR15","doi-asserted-by":"publisher","first-page":"736","DOI":"10.1007\/s11241-014-9211-y","volume":"50","author":"K Lampka","year":"2014","unstructured":"Lampka K, Giannopoulou G, Pellizzoni R, Zheng W, Stoimenov N (2014) A formal approach to the wcrt analysis of multicore systems with memory contention under phase-structured task sets. Real Time Syst 50(5\u20136):736\u2013773","journal-title":"Real Time Syst"},{"key":"9340_CR16","unstructured":"Li L, Gao L, Xue J (2005) Memory coloring: a compiler approach for scratchpad memory management. In: Parallel architectures and compilation techniques, 2005. PACT 2005. 14th international conference on, IEEE, pp 329\u2013338"},{"key":"9340_CR17","doi-asserted-by":"crossref","unstructured":"Lu J, Bai K, Shrivastava A (2013) SSDM: smart stack data management for software managed multicores (SMMs). In: Proceedings of the 50th annual design automation conference, ACM, pp 149","DOI":"10.1145\/2463209.2488918"},{"key":"9340_CR18","doi-asserted-by":"crossref","unstructured":"Mancuso R, Dudko R, Betti E, Cesati M, Caccamo M, Pellizzoni R (2013) Real-time cache management framework for multi-core architectures. In: Real-time and embedded technology and applications symposium (RTAS), 2013 IEEE 19th, IEEE, pp 45\u201354","DOI":"10.1109\/RTAS.2013.6531078"},{"key":"#cr-split#-9340_CR19.1","unstructured":"Mancuso R, Pellizzoni R, Caccamo M, Sha Lui, Yun Heechul (2015) WCET"},{"key":"#cr-split#-9340_CR19.2","unstructured":"(m) estimation in multi-core systems using single core equivalence. In: Real-time systems (ECRTS), 2015 27th Euromicro conference on, pp 174-183"},{"key":"9340_CR20","doi-asserted-by":"crossref","unstructured":"Metzlaff S, Guliashvili I, Uhrig S, Ungerer T (2011) A dynamic instruction scratchpad memory for embedded processors managed by hardware. In: Architecture of computing systems-ARCS 2011, Springer, pp 122\u2013134","DOI":"10.1007\/978-3-642-19137-4_11"},{"key":"9340_CR21","doi-asserted-by":"crossref","unstructured":"Pellizzoni R, Betti E, Bak S, Yao G, Criswell J, Caccamo M Kegley R (2011) A predictable execution model for COTS-based embedded systems. In: Proceedings of the 2011 17th IEEE real-time and embedded technology and applications symposium, RTAS \u201911, IEEE Computer Society, Washington, DC, USA, pp 269\u2013279","DOI":"10.1109\/RTAS.2011.33"},{"key":"9340_CR22","unstructured":"Puau I, Pais C (2007) Scratchpad memories vs locked caches in hard real-time systems: a quantitative comparison. In: Design, automation & Test in Europe conference & exhibition, 2007. DATE\u201907, IEEE, pp 1\u20136"},{"key":"9340_CR23","doi-asserted-by":"crossref","unstructured":"Schranzhofer A, Pellizzoni R, Chen Jian-Jia, Thiele L, Caccamo M (2010) Worst-case response time analysis of resource access models in multi-core systems. In: Proceedings of the 47th design automation conference, ACM, pp 332\u2013337","DOI":"10.1145\/1837274.1837359"},{"key":"9340_CR24","unstructured":"Software techniques for scratchpad memory management. \n                    http:\/\/memsys.io\/wp-content\/uploads\/2015\/09\/p98-sebexen.pdf\n                    \n                  . Accessed 26 Jan 2015"},{"issue":"4","key":"9340_CR25","doi-asserted-by":"publisher","first-page":"13","DOI":"10.1145\/1734206.1734210","volume":"32","author":"V Suhendra","year":"2010","unstructured":"Suhendra V, Roychoudhury A, Mitra T (2010) Scratchpad allocation for concurrent embedded software. ACM Trans Program Lang Syst 32(4):13","journal-title":"ACM Trans Program Lang Syst"},{"key":"9340_CR26","doi-asserted-by":"crossref","unstructured":"Tabish R, Mancuso R, Wasly S, Alhammad A, Phatak SS, Pellizzoni R, Caccamo M (2016) A real-time scratchpad-centric os for multi-core embedded systems. In: Real-time and embedded technology and applications symposium (RTAS), 2016 IEEE, IEEE, pp 1\u201311","DOI":"10.1109\/RTAS.2016.7461321"},{"key":"9340_CR27","doi-asserted-by":"crossref","unstructured":"Takase H, Tomiyama H, Takada H (2010) Partitioning and allocation of scratch-pad memory for priority-based preemptive multi-task systems. In: Design, automation & test in Europe conference & exhibition (DATE), 2010, IEEE, pp 1124\u20131129","DOI":"10.1109\/DATE.2010.5456977"},{"issue":"5","key":"9340_CR28","doi-asserted-by":"publisher","first-page":"66","DOI":"10.1109\/MM.2010.78","volume":"30","author":"T Ungerer","year":"2010","unstructured":"Ungerer T, Cazorla F, Sainrat P, Bernat G, Petrov Z, Rochange C, Quinones E, Gerdes M, Paolieri M, Wolf J, Casse H, Uhrig S, Guliashvili I, Houston M, Kluge F, Metzlaff S, Mische J (2010) MERASA: multicore execution of hard real-time applications supporting analyzability. IEEE Micro 30(5):66\u201375","journal-title":"IEEE Micro"},{"key":"9340_CR29","doi-asserted-by":"crossref","unstructured":"Wasly S, Pellizzoni R (2013) A dynamic scratchpad memory unit for predictable real-time embedded systems. In: Real-time systems (ECRTS), 2013 25th Euromicro Conference on, IEEE, pp 183\u2013192","DOI":"10.1109\/ECRTS.2013.28"},{"key":"9340_CR30","doi-asserted-by":"crossref","unstructured":"Wasly S, Pellizzoni R (2014) Hiding memory latency using fixed priority scheduling. In: Real-time and embedded technology and applications symposium (RTAS), 2014 IEEE 20th, IEEE, pp 75\u201386","DOI":"10.1109\/RTAS.2014.6925992"},{"key":"9340_CR31","doi-asserted-by":"crossref","unstructured":"Whitham J, Audsley NC (2012) Explicit reservation of local memory in a predictable, preemptive multitasking real-time system. In: Real-time and embedded technology and applications symposium (RTAS), 2012 IEEE 18th, IEEE, pp 3\u201312","DOI":"10.1109\/RTAS.2012.19"},{"key":"9340_CR32","doi-asserted-by":"crossref","unstructured":"Whitham J, Davis RI, Audsley NC, Altmeyer S, Maiza C (2012) Investigation of scratchpad memory for preemptive multitasking. In: Real-time systems symposium (RTSS), 2012 IEEE 33rd, IEEE, pp 3\u201313","DOI":"10.1109\/RTSS.2012.54"},{"key":"9340_CR33","doi-asserted-by":"crossref","unstructured":"Wilding MM, Hardin DS, Greve DA (1999) Invariant performance: a statement of task isolation useful for embedded application integration. In: dcca, IEEE, p. 287","DOI":"10.1109\/DCFTS.1999.814301"},{"key":"9340_CR34","doi-asserted-by":"crossref","unstructured":"Wolf J, Gerdes M, Kluge F, Uhrig S, Mische J, Metzlaff S, Rochange C, Cass\u00e9 H, Sainrat P, Ungerer T (2010) RTOS support for parallel execution of hard real-time applications on the MERASA multi-core processor. In: Object\/component\/service-oriented real-time distributed computing (ISORC), 2010 13th IEEE international symposium on, IEEE, pp 193\u2013201","DOI":"10.1109\/ISORC.2010.31"},{"key":"9340_CR35","doi-asserted-by":"crossref","unstructured":"Yun H, Mancuso R, Wu ZP, Pellizzoni R (2014) PALLOC: DRAM bank-aware memory allocator for performance isolation on multicore platforms. In: Real-time and embedded technology and applications symposium (RTAS), 2014 IEEE 20th, IEEE, pp 155\u2013166","DOI":"10.1109\/RTAS.2014.6925999"},{"key":"9340_CR36","unstructured":"Yun H, Yao G, Pellizzoni R, Caccamo M, Sha L (2013) Memguard: memory bandwidth reservation system for efficient performance isolation in multi-core platforms. In: Real-time and embedded technology and applications symposium (RTAS), 2013 IEEE 19th, IEEE, pp 55\u201364"}],"container-title":["Real-Time Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11241-019-09340-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11241-019-09340-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11241-019-09340-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,9,3]],"date-time":"2020-09-03T23:46:35Z","timestamp":1599176795000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11241-019-09340-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9,5]]},"references-count":37,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2019,10]]}},"alternative-id":["9340"],"URL":"https:\/\/doi.org\/10.1007\/s11241-019-09340-0","relation":{},"ISSN":["0922-6443","1573-1383"],"issn-type":[{"value":"0922-6443","type":"print"},{"value":"1573-1383","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,9,5]]},"assertion":[{"value":"5 September 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}