{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T07:50:17Z","timestamp":1740124217267,"version":"3.37.3"},"reference-count":63,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2020,6,29]],"date-time":"2020-06-29T00:00:00Z","timestamp":1593388800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2020,6,29]],"date-time":"2020-06-29T00:00:00Z","timestamp":1593388800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS 1409175","CPS 1446631","CNS 1563845","CNS 1717589"],"award-info":[{"award-number":["CNS 1409175","CPS 1446631","CNS 1563845","CNS 1717589"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000183","name":"Army Research Office","doi-asserted-by":"publisher","award":["W911NF-17-1-0294"],"award-info":[{"award-number":["W911NF-17-1-0294"]}],"id":[{"id":"10.13039\/100000183","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000006","name":"Office of Naval Research","doi-asserted-by":"publisher","award":["N00014-20-1-2698"],"award-info":[{"award-number":["N00014-20-1-2698"]}],"id":[{"id":"10.13039\/100000006","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Real-Time Syst"],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1007\/s11241-020-09351-2","type":"journal-article","created":{"date-parts":[[2020,6,29]],"date-time":"2020-06-29T18:03:42Z","timestamp":1593453822000},"page":"349-390","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["Supporting I\/O and IPC via fine-grained OS isolation for mixed-criticality real-time tasks"],"prefix":"10.1007","volume":"56","author":[{"given":"Namhoon","family":"Kim","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9208-9329","authenticated-orcid":false,"given":"Stephen","family":"Tang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nathan","family":"Otterness","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"James H.","family":"Anderson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F. Donelson","family":"Smith","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Donald E.","family":"Porter","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2020,6,29]]},"reference":[{"key":"9351_CR1","doi-asserted-by":"crossref","unstructured":"Alhammad A, Pellizzoni R (2016) Trading cores for memory bandwidth in real-time systems. In: Proceedings of the 22nd IEEE real-time and embedded technology and applications symposium, pp 1\u201311","DOI":"10.1109\/RTAS.2016.7461364"},{"key":"9351_CR2","doi-asserted-by":"crossref","unstructured":"Alhammad A, Wasly S, Pellizzoni R (2015) Memory efficient global scheduling of real-time tasks. In: Proceedings of the 21st IEEE real-time and embedded technology and applications symposium, pp 285\u2013296","DOI":"10.1109\/RTAS.2015.7108452"},{"key":"9351_CR3","doi-asserted-by":"crossref","unstructured":"Altmeyer S, Douma R, Lunniss W, Davis R (2014) Evaluation of cache partitioning for hard real-time systems. In: Proceedings of the 26th Euromicro conference on real-time systems, pp 15\u201326","DOI":"10.1109\/ECRTS.2014.11"},{"key":"9351_CR4","unstructured":"ARM Limited (2009) Application note 228: implementing DMA on ARM SMP systems. http:\/\/infocenter.arm.com\/help\/topic\/com.arm.doc.dai0228a\/DAI228A_DMA_on_SMP_systems.pdf"},{"key":"9351_CR5","unstructured":"ARM Limited (2010) AMBA$\\textregistered $ network interconnect (NIC-301): technical reference manual. https:\/\/static.docs.arm.com\/ddi0397\/g\/DDI0397G_amba_network_interconnect_nic301_r2p1_trm.pdf"},{"key":"9351_CR6","unstructured":"Audsley N (2013) Memory architecture for NoC-based real-time mixed criticality systems. In: Proceedings of the 1st international workshop on mixed criticality systems"},{"key":"9351_CR7","unstructured":"Awan MA, Bletsas K, Souto P, Akesson B, Tovar E (2017) Mixed-criticality scheduling with dynamic redistribution of shared cache. In: Proceedings of the 29th Euromicro conference on real-time systems, pp 18:1\u201318:21"},{"key":"9351_CR8","unstructured":"Brandenburg B (2011) Scheduling and locking in multiprocessor real-time operating systems. PhD thesis, University of North Carolina at Chapel Hill, Chapel Hill, NC"},{"issue":"6","key":"9351_CR9","doi-asserted-by":"publisher","first-page":"638","DOI":"10.1016\/j.sysarc.2010.05.011","volume":"57","author":"B Brandenburg","year":"2011","unstructured":"Brandenburg B, Leontyev H, Anderson J (2011) An overview of interrupt accounting techniques for multiprocessor real-time systems. J Syst Arch 57(6):638\u2013654","journal-title":"J Syst Arch"},{"key":"9351_CR10","unstructured":"Burns A, Davis R (2019) Mixed criticality systems\u2014a review. Tech. rep. Department of Computer Science, University of York"},{"key":"9351_CR11","unstructured":"Certification Authorities Software Team (2016) Position paper CAST-32A: multi-core processors"},{"key":"9351_CR12","doi-asserted-by":"crossref","unstructured":"Chisholm M, Ward B, Kim N, Anderson J (2015) Cache sharing and isolation tradeoffs in multicore mixed-criticality systems. In: Proceedings of the 36th IEEE international real-time systems symposium, pp 305\u2013316","DOI":"10.1109\/RTSS.2015.36"},{"key":"9351_CR13","doi-asserted-by":"crossref","unstructured":"Chisholm M, Kim N, Ward B, Otterness N, Anderson J, Smith FD (2016) Reconciling the tension between hardware isolation and data sharing in mixed-criticality, multicore systems. In: Proceedings of the 37th IEEE international real-time systems symposium, pp 57\u201368","DOI":"10.1109\/RTSS.2016.015"},{"key":"9351_CR14","doi-asserted-by":"crossref","unstructured":"Chisholm M, Kim N, Tang S, Otterness N, Anderson J, Smith F, Porter D (2017) Supporting mode changes while providing hardware isolation in mixed-criticality multicore systems. In: Proceedings of the 25th international conference on real-time networks and systems, pp 58\u201367","DOI":"10.1145\/3139258.3139268"},{"key":"9351_CR15","doi-asserted-by":"crossref","unstructured":"Erickson J, Kim N, Anderson J (2015) Recovering from overload in multicore mixed-criticality systems. In: Proceedings of the 29th IEEE international parallel and distributed processing symposium, pp 775\u2013785","DOI":"10.1109\/IPDPS.2015.120"},{"key":"9351_CR16","unstructured":"Freescale (2014) i.MX 6Dual\/6Quad Applications Processor Reference Manual. https:\/\/www.nxp.com\/webapp\/Download?colCode=IMX6DQRM"},{"key":"9351_CR17","doi-asserted-by":"crossref","unstructured":"Giannopoulou G, Stoimenov N, Huang P, Thiele L (2013) Scheduling of mixed-criticality applications on resource-sharing multicore systems. In: Proceedings of the 13th international conference on embedded software, pp 1\u201315","DOI":"10.1109\/EMSOFT.2013.6658595"},{"key":"9351_CR18","unstructured":"Gorman M (2004) Describing physical memory. In: Understanding the Linux Virtual Memory Manager. Prentice Hall PTR, Upper Saddle River, NJ, USA, chap\u00a02"},{"key":"9351_CR19","doi-asserted-by":"crossref","unstructured":"Guo D, Pellizzoni R (2017) A requests bundling DRAM controller for mixed-criticality systems. In: Proceedings of the 23rd IEEE real-time and embedded technology and applications symposium, pp 247\u2013258","DOI":"10.1109\/RTAS.2017.12"},{"key":"9351_CR20","doi-asserted-by":"crossref","unstructured":"Hassan M, Patel H (2016) Criticality- and requirement-aware bus arbitration for multi-core mixed criticality systems. In: Proceedings of the 22nd IEEE real-time and embedded technology and applications symposium, pp 1\u201311","DOI":"10.1109\/RTAS.2016.7461327"},{"key":"9351_CR21","doi-asserted-by":"crossref","unstructured":"Hassan M, Patel H, Pellizzoni R (2015) A framework for scheduling DRAM memory accesses for multi-core mixed-time critical systems. In: Proceedings of the 21st IEEE real-time and embedded technology and applications symposium, pp 307\u2013316","DOI":"10.1109\/RTAS.2015.7108454"},{"key":"9351_CR22","doi-asserted-by":"crossref","unstructured":"Herman J, Kenna C, Mollison M, Anderson J, Johnson D (2012) RTOS support for multicore mixed-criticality systems. In: Proceedings of the 18th IEEE real-time and embedded technology and applications symposium, pp 197\u2013208","DOI":"10.1109\/RTAS.2012.24"},{"key":"9351_CR23","doi-asserted-by":"crossref","unstructured":"Herter J, Backes P, Haupenthal F, Reineke J (2011) CAMA: a predictable cache-aware memory allocator. In: Proceedings of the 23rd Euromicro conference on real-time systems, pp 23\u201332","DOI":"10.1109\/ECRTS.2011.11"},{"key":"9351_CR24","unstructured":"Huang TY, Liu JWS, Chung JY (1996a) Allowing cycle-stealing direct memory access I\/O concurrent with hard-real-time programs. In: Proceedings of the 4th international conference on parallel and distributed systems, pp 422\u2013429"},{"key":"9351_CR25","unstructured":"Huang TY, Liu JWS, Hull D (1996b) A method for bounding the effect of DMA I\/O interference on program execution time. In: Proceedings of the 17th IEEE real-time systems symposium, pp 275\u2013285"},{"key":"9351_CR26","doi-asserted-by":"crossref","unstructured":"Huang TY, Chou CC, Chen PY (2003) Bounding the execution times of DMA I\/O tasks on hard-real-time embedded systems. In: Proceedings of the 9th international conference on real-time and embedded computer systems and applications, pp 499\u2013512","DOI":"10.1007\/978-3-540-24686-2_31"},{"key":"9351_CR27","first-page":"1229","volume":"22","author":"TY Huang","year":"2006","unstructured":"Huang TY, Chou CC, Chen PY (2006) Bounding DMA interference on hard-real-time embedded systems. J Inf Sci Eng 22:1229\u20131247","journal-title":"J Inf Sci Eng"},{"key":"9351_CR28","doi-asserted-by":"crossref","unstructured":"Jalle J, Quinones E, Abella J, Fossati L, Zulianello M, Cazorla P (2014) A dual-criticality memory controller (DCmc) proposal and evaluation of a space case study. In: Proceedings of the 35th IEEE real-time systems symposium, pp 207\u2013217","DOI":"10.1109\/RTSS.2014.23"},{"key":"9351_CR29","unstructured":"Kim N (2019) Combining hardware management with mixed-criticality provisioning in multicore real-time systems. PhD thesis, University of North Carolina at Chapel Hill, Chapel Hill, NC. http:\/\/www.cs.unc.edu\/~anderson\/diss\/namhoondiss.pdf"},{"key":"9351_CR30","doi-asserted-by":"crossref","unstructured":"Kim H, Kandhalu A, Rajkumar R (2013) A coordinated approach for practical OS-level cache management in multi-core real-time systems. In: Proceedings of the 25th Euromicro conference on real-time systems, pp 80\u201389","DOI":"10.1109\/ECRTS.2013.19"},{"key":"9351_CR31","doi-asserted-by":"crossref","unstructured":"Kim H, de\u00a0Niz D, Andersson B, Klein M, Mutlu O, Rajkumar R (2014a) Bounding memory interference delay in COTS-based multi-core systems. In: Proceedings of the 20th IEEE real-time and embedded technology and applications symposium, pp 145\u2013154","DOI":"10.1109\/RTAS.2014.6925998"},{"key":"9351_CR32","doi-asserted-by":"crossref","unstructured":"Kim J, Yoon M, Bradford R, Sha L (2014b) Integrated modular avionics (IMA) partition scheduling with conflict-free I\/O for multicore avionics systems. In: Proceedings of the 38th IEEE annual computer, software, and applications conference, pp 321\u2013331","DOI":"10.1109\/COMPSAC.2014.54"},{"key":"9351_CR33","doi-asserted-by":"crossref","unstructured":"Kim H, Broman D, Lee E, Zimmer M, Shrivastava A, Oh J (2015) A predictable and command-level priority-based DRAM controller for mixed-criticality systems. In: Proceedings of the 21st IEEE real-time and embedded technology and applications symposium, pp 317\u2013326","DOI":"10.1109\/RTAS.2015.7108455"},{"key":"9351_CR34","doi-asserted-by":"crossref","unstructured":"Kim N, Chisholm M, Otterness N, Anderson J, Smith FD (2017a) Allowing shared libraries while supporting hardware isolation in multicore real-time systems. In: Proceedings of the 23rd IEEE real-time and embedded technology and applications symposium, pp 223\u2013234","DOI":"10.1109\/RTAS.2017.14"},{"issue":"5","key":"9351_CR35","doi-asserted-by":"publisher","first-page":"709","DOI":"10.1007\/s11241-017-9272-9","volume":"53","author":"N Kim","year":"2017","unstructured":"Kim N, Ward B, Chisholm M, Anderson J, Smith FD (2017b) Attacking the one-out-of-m multicore problem by combining hardware management with mixed-criticality provisioning. Real-Time Syst 53(5):709\u2013759","journal-title":"Real-Time Syst"},{"key":"9351_CR36","doi-asserted-by":"crossref","unstructured":"Kim N, Tang S, Otterness N, Anderson J, Smith FD, Porter D (2018) Supporting I\/O and IPC via fine-grained OS isolation for mixed-criticality real-time tasks. In: Proceedings of the 26th international conference on real-time networks and systems, pp 191\u2013201","DOI":"10.1145\/3273905.3273911"},{"key":"9351_CR37","doi-asserted-by":"crossref","unstructured":"Kim N, Tang S, Otterness N, Anderson J, Smith F, Porter D (2019) Supporting I\/O and IPC via fine-grained OS isolation for mixed-criticality real-time tasks. Full version of this paper. http:\/\/www.cs.unc.edu\/~anderson\/papers.html","DOI":"10.1145\/3273905.3273911"},{"issue":"10","key":"9351_CR38","doi-asserted-by":"publisher","first-page":"623","DOI":"10.1145\/365628.365655","volume":"8","author":"K Knowlton","year":"1965","unstructured":"Knowlton K (1965) A fast storage allocator. Commun ACM 8(10):623\u2013624","journal-title":"Commun ACM"},{"key":"9351_CR39","volume-title":"The art of computer programming","author":"D Knuth","year":"1968","unstructured":"Knuth D (1968) The art of computer programming. Addison-Wesley, Reading"},{"key":"9351_CR40","unstructured":"Kotaba O, Nowotsch J, Paulitsch M, Petters S, Theiling H (2013) Multicore in real-time systems\u2014temporal isolation challenges due to shared resources. In: Proceedings of the workshop on industry-driven approaches for cost-effective certification of safety-critical, mixed-criticality systems, pp 1\u20136"},{"key":"9351_CR41","doi-asserted-by":"crossref","unstructured":"Krishnapillai Y, Wu Z, Pellizzoni R (2014) ROC: a rank-switching, open-row DRAM controller for time-predictable systems. In: Proceedings of the 26th Euromicro conference on real-time systems, pp 27\u201338","DOI":"10.1109\/ECRTS.2014.37"},{"issue":"3","key":"9351_CR42","doi-asserted-by":"publisher","first-page":"731","DOI":"10.1109\/TPDS.2016.2587644","volume":"28","author":"X Liao","year":"2017","unstructured":"Liao X, Guo R, Jin H, Yue J, Tan G (2017) Enhancing the malloc system with pollution awareness for better cache performance. IEEE Trans Parallel Distrib Syst 28(3):731\u2013745","journal-title":"IEEE Trans Parallel Distrib Syst"},{"key":"9351_CR43","unstructured":"LITMUS$$^{\\text{RT}}$$ Project (2018) LITMUS$$^{\\text{RT}}$$: Linux testbed for multiprocessor scheduling in real-time systems. http:\/\/www.litmus-rt.org\/"},{"key":"9351_CR44","doi-asserted-by":"crossref","unstructured":"Liu L, Cui Z, Xing M, Bao Y, Chen M, Wu C (2012) A software memory partition approach for eliminating bank-level interference in multicore systems. In: Proceedings of the 21st international conference on parallel architectures and compilation techniques, pp 367\u2013376","DOI":"10.1145\/2370816.2370869"},{"key":"9351_CR45","doi-asserted-by":"crossref","unstructured":"Mollison M, Erickson J, Anderson J, Baruah S, Scoredos J (2010) Mixed criticality real-time scheduling for multicore systems. In: Proceedings of the 7th IEEE international conference on computer and information technology, pp 1864\u20131871","DOI":"10.1109\/CIT.2010.320"},{"key":"9351_CR46","doi-asserted-by":"crossref","unstructured":"Muench D, Paulitsch M, Herkersdorf A (2014) Temporal separation for hardware-based I\/O virtualization for mixed-criticality embedded real-time systems using PCIe SR-IOV. In: Proceedings of the workshop on architecture of computing systems, pp 1\u20137","DOI":"10.1109\/CSE.2013.109"},{"key":"9351_CR47","doi-asserted-by":"crossref","unstructured":"Muralidhara S, Subramanian L, Mutlu O, Kandemir M, Moscibroda T (2011) Reducing memory interference in multicore systems via application-aware memory channel partitioning. In: Proceedings of the 44th annual IEEE\/ACM international symposium on microarchitecture, pp 374\u2013385","DOI":"10.1145\/2155620.2155664"},{"key":"9351_CR48","doi-asserted-by":"crossref","unstructured":"Musmanno J (2003) Data intensive systems (DIS) benchmark performance summary","DOI":"10.21236\/ADA418752"},{"issue":"3","key":"9351_CR49","doi-asserted-by":"publisher","first-page":"400","DOI":"10.1109\/TC.2009.156","volume":"59","author":"R Pellizzoni","year":"2010","unstructured":"Pellizzoni R, Caccamo M (2010) Impact of peripheral-processor interference on WCET analysis of real-time embedded systems. IEEE Trans Comput 59(3):400\u2013415","journal-title":"IEEE Trans Comput"},{"key":"9351_CR50","doi-asserted-by":"crossref","unstructured":"Pellizzoni R, Bui B, Caccamo M (2008a) Coscheduling of CPU and I\/O transactions in COTS-based embedded systems. In: Proceedings of the 29th IEEE real-time systems symposium, pp 221\u2013231","DOI":"10.1109\/RTSS.2008.42"},{"key":"9351_CR51","doi-asserted-by":"crossref","unstructured":"Pellizzoni R, Bui B, Caccamo M, Sha L (2008b) Coscheduling of CPU and I\/O transactions in COTS-based embedded systems. In: Proceedings of the 29th IEEE real-time systems symposium, pp 221\u2013231","DOI":"10.1109\/RTSS.2008.42"},{"key":"9351_CR52","doi-asserted-by":"crossref","unstructured":"Pellizzoni R, Schranzhofer A, Chen J, Caccamo M, Thiele L (2010) Worst case delay analysis for memory interference in multicore systems. In: Proceedings of the design, automation test in Europe conference exhibition, pp 741\u2013746","DOI":"10.1109\/DATE.2010.5456952"},{"issue":"4","key":"9351_CR53","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3018113","volume":"13","author":"A Scolari","year":"2016","unstructured":"Scolari A, Bartolini DB, Santambrogio MD (2016) A software cache partitioning system for hash-based caches. ACM Trans Arch Code Optim 13(4):1\u201324","journal-title":"ACM Trans Arch Code Optim"},{"key":"9351_CR54","doi-asserted-by":"crossref","unstructured":"Seetanadi G, Camara J, Almeida L, Arzen K, Maggio M (2017) Event-driven bandwidth allocation with formal guarantees for camera networks. In: Proceedings of the 38th IEEE real-time systems symposium, pp 243\u2013254","DOI":"10.1109\/RTSS.2017.00030"},{"key":"9351_CR55","doi-asserted-by":"crossref","unstructured":"Tabish R, Mancuso R, Wasly S, Alhammad A, Phatak S, Pellizzoni R, Caccamo M (2016a) A real-time scratchpad-centric OS for multi-core embedded systems. In: Proceedings of the 22nd IEEE real-time and embedded technology and applications symposium, pp 1\u201311","DOI":"10.1109\/RTAS.2016.7461321"},{"key":"9351_CR56","doi-asserted-by":"crossref","unstructured":"Tabish R, Mancuso R, Wasly S, Alhammad A, Phatak S, Pellizzoni R, Caccamo M (2016b) A real-time scratchpad-centric OS for multi-core embedded systems. In: Proceedings of the 22nd IEEE real-time and embedded technology and applications symposium, pp 1\u201311","DOI":"10.1109\/RTAS.2016.7461321"},{"key":"9351_CR57","doi-asserted-by":"crossref","unstructured":"Valsan P, Yun H, Farshchi F (2016) Taming non-blocking caches to improve isolation in multicore real-time systems. In: Proceedings of the 22nd IEEE real-time and embedded technology and applications symposium, pp 1\u201312","DOI":"10.1109\/RTAS.2016.7461361"},{"key":"9351_CR58","doi-asserted-by":"crossref","unstructured":"Vestal S (2007) Preemptive scheduling of multi-criticality systems with varying degrees of execution time assurance. In: Proceedings of the 28th IEEE international real-time systems symposium, pp 239\u2013243","DOI":"10.1109\/RTSS.2007.47"},{"key":"9351_CR59","doi-asserted-by":"crossref","unstructured":"Ward B, Herman J, Kenna C, Anderson J (2013) Making shared caches more predictable on multicore platforms. In: Proceedings of the 25th Euromicro conference on real-time systems, pp 157\u2013167","DOI":"10.1109\/ECRTS.2013.26"},{"key":"9351_CR60","doi-asserted-by":"crossref","unstructured":"Xu M, Phan LTX, Choi HY, Lee I (2016) Analysis and implementation of global preemptive fixed-priority scheduling with dynamic cache allocation. In: Proceedings of the 22nd IEEE real-time and embedded technology and applications symposium, pp 1\u201312","DOI":"10.1109\/RTAS.2016.7461322"},{"key":"9351_CR61","doi-asserted-by":"crossref","unstructured":"Xu M, Phan LTX, Choi HY, Lee I (2017) vCAT: dynamic cache management using CAT virtualization. In: Proceedings of the 23rd IEEE real-time and embedded technology and applications symposium, pp 211\u2013222","DOI":"10.1109\/RTAS.2017.15"},{"key":"9351_CR62","doi-asserted-by":"crossref","unstructured":"Yun H, Yao G, Pellizzoni R, Caccamo M, Sha L (2012) Memory access control in multiprocessor for real-time systems with mixed criticality. In: Proceedings of the 24th Euromicro conference on real-time systems, pp 299\u2013308","DOI":"10.1109\/ECRTS.2012.32"},{"key":"9351_CR63","doi-asserted-by":"crossref","unstructured":"Yun H, Mancuso R, Wu Z, Pellizzoni R (2014) PALLOC: DRAM bank-aware memory allocator for performance isolation on multicore platforms. In: Proceedings of the 20th IEEE real-time and embedded technology and applications symposium, pp 155\u2013166","DOI":"10.1109\/RTAS.2014.6925999"}],"container-title":["Real-Time Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11241-020-09351-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11241-020-09351-2\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11241-020-09351-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,6,29]],"date-time":"2021-06-29T00:34:18Z","timestamp":1624926858000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11241-020-09351-2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,6,29]]},"references-count":63,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2020,10]]}},"alternative-id":["9351"],"URL":"https:\/\/doi.org\/10.1007\/s11241-020-09351-2","relation":{},"ISSN":["0922-6443","1573-1383"],"issn-type":[{"type":"print","value":"0922-6443"},{"type":"electronic","value":"1573-1383"}],"subject":[],"published":{"date-parts":[[2020,6,29]]},"assertion":[{"value":"29 June 2020","order":1,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}