{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,17]],"date-time":"2026-06-17T16:24:34Z","timestamp":1781713474011,"version":"3.54.5"},"reference-count":55,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2022,4,26]],"date-time":"2022-04-26T00:00:00Z","timestamp":1650931200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2022,4,26]],"date-time":"2022-04-26T00:00:00Z","timestamp":1650931200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/501100008982","name":"national science foundation","doi-asserted-by":"publisher","award":["CCF-2008799"],"award-info":[{"award-number":["CCF-2008799"]}],"id":[{"id":"10.13039\/501100008982","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Real-Time Syst"],"published-print":{"date-parts":[[2022,9]]},"DOI":"10.1007\/s11241-022-09382-x","type":"journal-article","created":{"date-parts":[[2022,4,26]],"date-time":"2022-04-26T12:02:56Z","timestamp":1650974576000},"page":"235-274","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":9,"title":["Profile-driven memory bandwidth management for accelerators and CPUs in QoS-enabled platforms"],"prefix":"10.1007","volume":"58","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6787-6977","authenticated-orcid":false,"given":"Parul","family":"Sohal","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rohan","family":"Tabish","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ulrich","family":"Drepper","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Renato","family":"Mancuso","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2022,4,26]]},"reference":[{"key":"9382_CR1","unstructured":"Agrawal A, Fohler G, Freitag J, Nowotsch J, Uhrig S, Paulitsch M (2017) Contention-aware dynamic memory bandwidth isolation with predictability in COTS multicores: an avionics case study. In: 29th Euromicro conference on real-time systems (ECRTS 2017). Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik"},{"key":"9382_CR2","first-page":"230","volume":"2018","author":"A Agrawal","year":"2018","unstructured":"Agrawal A, Mancuso R, Pellizzoni R, Fohler G (2018) Analysis of dynamic memory bandwidth regulation in multi-core real-time systems. IEEE Real-Time Syst Symp (RTSS) 2018:230\u2013241","journal-title":"IEEE Real-Time Syst Symp (RTSS)"},{"key":"9382_CR3","doi-asserted-by":"crossref","unstructured":"Akesson B, Goossens K, Ringhofer M (2007) Predator: a predictable SDRAM memory controller. In: 2007 5th IEEE\/ACM\/IFIP international conference on hardware\/software codesign and system synthesis (CODES + ISSS). pp 251\u2013256","DOI":"10.1145\/1289816.1289877"},{"issue":"7","key":"9382_CR4","doi-asserted-by":"publisher","first-page":"707","DOI":"10.1016\/j.sysarc.2010.08.006","volume":"57","author":"S Altmeyer","year":"2011","unstructured":"Altmeyer S, Burgui\u00e8re CM (2011) Cache-related preemption delay via useful cache blocks: survey and redefinition. J Syst Architect 57(7):707\u2013719","journal-title":"J Syst Architect"},{"issue":"4","key":"9382_CR5","doi-asserted-by":"publisher","first-page":"153","DOI":"10.1145\/1755951.1755911","volume":"45","author":"S Altmeyer","year":"2010","unstructured":"Altmeyer S, Maiza C, Reineke J (2010) Resilience analysis: tightening the CRPD bound for set-associative caches. ACM Sigplan Notices 45(4):153\u2013162","journal-title":"ACM Sigplan Notices"},{"key":"9382_CR6","unstructured":"ARM (2010) AMBA network interconncet(NIC-301) technical reference manual. accessed 07 Jan 2020"},{"key":"9382_CR7","unstructured":"ARM (2011) ARM$\\text{\\textregistered} $ CoreLink$^{\\rm TM}$ QoS-301 network interconnect advanced quality of service. accessed 07 Jan 2020"},{"key":"9382_CR8","unstructured":"ARM (2013) ARM$\\text{\\textregistered} $ CoreLink$^{\\rm TM}$ QoS-400 network interconnect advanced quality of service. accessed 07 Jan 2020"},{"key":"9382_CR9","unstructured":"Arm (2018\u20132020) arm architecture reference manual supplement memory system resource partitioning and monitoring (MPAM), for Armv8-A. accessed 16 Oct 2020"},{"key":"9382_CR10","doi-asserted-by":"crossref","unstructured":"Bui D, Lee E, Liu I, Patel H, Reineke J (2011) Temporal isolation on multiprocessing architectures. In: 2011 48th ACM\/EDAC\/IEEE Design Automation Conference (DAC). pp 274\u2013279","DOI":"10.1145\/2024724.2024787"},{"key":"9382_CR11","unstructured":"C. A. S. Team (2016) Multi-core processors position paper. accessed 07 Jan 2020"},{"key":"9382_CR12","doi-asserted-by":"crossref","unstructured":"Dall C, Li S-W, Lim JT, Nieh J, Koloventzos G (2016) ARM virtualization: performance and architectural implications. In: (2016) ACM\/IEEE 43rd annual international symposium on computer architecture (ISCA). IEEE, pp 304\u2013316","DOI":"10.1109\/ISCA.2016.35"},{"key":"9382_CR13","doi-asserted-by":"publisher","unstructured":"Dinges P, Agha G (2014) Targeted test input generation using symbolic-concrete backward execution. In: Proceedings of the 29th ACM\/IEEE international conference on automated software engineering, ser. ASE \u201914. New York, NY, USA: Association for Computing Machinery, pp 31\u201336. https:\/\/doi.org\/10.1145\/2642937.2642951","DOI":"10.1145\/2642937.2642951"},{"key":"9382_CR14","unstructured":"Freitag J, Uhrig S, Ungerer T (2018) Virtual timing isolation for mixed-criticality systems. In: 30th Euromicro conference on real-time systems (ECRTS 2018) ser. Leibniz. In: Altmeyer S (ed) International proceedings in informatics (LIPIcs), vol. 106. Dagstuhl, Germany: Schloss Dagstuhl\u2013Leibniz-Zentrum fuer Informatik. pp 13:1\u201313:23. http:\/\/drops.dagstuhl.de\/opus\/volltexte\/2018\/8990"},{"key":"9382_CR15","unstructured":"Gracioli G, Tabish R, Mancuso R, Mirosanlou R, Pellizzoni R, Caccamo M (2019) Designing mixed criticality applications on modern heterogeneous MPSoC platforms. In: 31st Euromicro conference on real-time systems (ECRTS 2019). Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik"},{"key":"9382_CR16","first-page":"1038","volume-title":"Little\u2019s law","author":"JL Gustafson","year":"2011","unstructured":"Gustafson JL (2011) Little\u2019s law. Springer, Boston, pp 1038\u20131041"},{"key":"9382_CR17","first-page":"1","volume":"56","author":"M Hassan","year":"2019","unstructured":"Hassan M (2019) Reduced latency DRAM for multi-core safety-critical real-time systems. Real-Time Syst 56:1\u201336","journal-title":"Real-Time Syst"},{"key":"9382_CR18","unstructured":"Hassan M, Pellizzoni R (2020) Analysis of memory-contention in heterogeneous COTS MPSoCs (ECRTS2020)"},{"key":"9382_CR19","doi-asserted-by":"crossref","unstructured":"Houdek P, Sojka M, Hanz\u00e1lek Z (2017) Towards predictable execution model on ARM-based heterogeneous platforms. In: 2017 IEEE 26th international symposium on industrial electronics (ISIE). IEEE pp. 1297\u20131302","DOI":"10.1109\/ISIE.2017.8001432"},{"key":"9382_CR20","unstructured":"Intel (2019) Resource director technology reference manual. accessed 07 Jan 2020"},{"key":"9382_CR21","first-page":"1","volume":"2016","author":"H Kim","year":"2016","unstructured":"Kim H, Rajkumar R (2016) Real-time cache management for multi-core virtualization. Int Conf Embedded Softw (EMSOFT) 2016:1\u201310","journal-title":"Int Conf Embedded Softw (EMSOFT)"},{"key":"9382_CR22","doi-asserted-by":"crossref","unstructured":"Kim H, De Niz D, Andersson B, Klein M, Mutlu O, Rajkumar R (2014) Bounding memory interference delay in COTS-based multi-core systems. In: 2014 IEEE 19th real-time and embedded technology and applications symposium (RTAS). pp 145\u2013154","DOI":"10.1109\/RTAS.2014.6925998"},{"key":"9382_CR23","unstructured":"Kiszka J, Sinitsin V, Schild H, contributors, Jailhouse Hypervisor. accessed 07 Jan 2020 https:\/\/github.com\/siemens\/jailhouse"},{"key":"9382_CR24","doi-asserted-by":"crossref","unstructured":"Kloda MST, Mancuso R, Capodieci N, Valente P, Bertogna M (2019) Deterministic memory hierarchy and virtualization for modern multi-core embedded systems. In: 25th IEEE real-time and embedded technology and applications symposium (RTAS 2019), Montreal, Canada, conference, pp 1\u201314","DOI":"10.1109\/RTAS.2019.00009"},{"issue":"5","key":"9382_CR25","doi-asserted-by":"publisher","first-page":"675","DOI":"10.1007\/s11241-015-9235-y","volume":"52","author":"Y Li","year":"2016","unstructured":"Li Y, Akesson K, Goossens K (2016) Architecture and analysis of a dynamically-scheduled real-time memory controller. Real-Time Syst 52(5):675\u2013729","journal-title":"Real-Time Syst"},{"issue":"3","key":"9382_CR26","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3323212","volume":"52","author":"C Maiza","year":"2019","unstructured":"Maiza C, Rihani H, Rivas JM, Goossens J, Altmeyer S, Davis RI (2019) A survey of timing verification techniques for multi-core real-time systems. ACM Comput. Surv. 52(3):1\u201338. https:\/\/doi.org\/10.1145\/3323212","journal-title":"ACM Comput. Surv."},{"key":"9382_CR27","doi-asserted-by":"crossref","unstructured":"Mancuso R, Dudko R, Betti E, Cesati M, Caccamo M, Pellizzoni R (2013) Real-time cache management framework for multi-core architectures. In: 19th IEEE real-time and embedded technology and applications symposium (RTAS 2013), Philadelphia, PA, USA. pp 45\u201354","DOI":"10.1109\/RTAS.2013.6531078"},{"key":"#cr-split#-9382_CR28.1","unstructured":"Mancuso R, Pellizzoni R, Caccamo M, Sha L, Yun H (2015) WCET"},{"key":"#cr-split#-9382_CR28.2","doi-asserted-by":"crossref","unstructured":"(m) estimation in multi-core systems using single core equivalence. In: 2015 27th Euromicro conference on real-time systems, pp 174-183","DOI":"10.1109\/ECRTS.2015.23"},{"key":"9382_CR29","first-page":"1651","volume":"2018","author":"P Modica","year":"2018","unstructured":"Modica P, Biondi A, Buttazzo G, Patel A (2018) Supporting temporal and spatial isolation in a hypervisor for ARM multicore platforms. IEEE Int Conf Ind Technol (ICIT) 2018:1651\u20131657","journal-title":"IEEE Int Conf Ind Technol (ICIT)"},{"issue":"4","key":"9382_CR30","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3148054","volume":"14","author":"R Neill","year":"2017","unstructured":"Neill R, Drebes A, Pop A (2017) Fuse: accurate multiplexing of hardware performance counters across executions. ACM Trans Archit Code Optim (TACO) 14(4):1\u201326","journal-title":"ACM Trans Archit Code Optim (TACO)"},{"key":"9382_CR31","doi-asserted-by":"crossref","unstructured":"Nelissen G, Fonseca J, Raravi G, N\u00e9lis V (2015) Timing analysis of fixed priority self-suspending sporadic tasks. In: 2015 27th Euromicro conference on real-time systems. pp 80\u201389","DOI":"10.1109\/ECRTS.2015.15"},{"key":"9382_CR32","unstructured":"Nguyen KT (2016) Introduction to memory bandwidth monitoring in the Intel$\\text{\\textregistered} $ Xeon$\\text{\\textregistered} $ processor. accessed 07 Jan 2020"},{"key":"9382_CR33","unstructured":"NXP (2015) P4080 multicore communication processor reference manual. accessed 07 Jan 2020"},{"key":"9382_CR34","unstructured":"NXP (2016) QorIQ T2080 reference manual. accessed 07 Jan 2020"},{"key":"9382_CR35","unstructured":"NXP (2020a) P-series in QorIQ processing platforms"},{"key":"9382_CR36","unstructured":"NXP (2020b) T-series in QorIQ processing platforms"},{"key":"9382_CR37","unstructured":"NXP (2020) S32V234 reference manual. accessed 07 Jan 2020"},{"key":"9382_CR38","doi-asserted-by":"crossref","unstructured":"Pagani M, Balsini A, Biondi A, Marinoni M, Buttazzo G (2017) A Linux-based support for developing real-time applications on heterogeneous platforms with dynamic FPGA reconfiguration. In: 2017 30th IEEE international system-on-chip conference (SOCC). pp 96\u2013101","DOI":"10.1109\/SOCC.2017.8226015"},{"key":"9382_CR39","doi-asserted-by":"crossref","unstructured":"Pellizzoni R, Yun H (2016) Memory servers for multicore systems. In: IEEE Real-time and embedded technology and applications symposium (RTAS). pp. 1\u201312","DOI":"10.1109\/RTAS.2016.7461339"},{"key":"9382_CR40","doi-asserted-by":"crossref","unstructured":"Roozkhosh S, Mancuso R (2020) The potential of programmable logic in the middle: cache bleaching. In: 2020 IEEE real-time and embedded technology and applications symposium (RTAS). IEEE pp 296\u2013309","DOI":"10.1109\/RTAS48715.2020.00006"},{"key":"9382_CR41","unstructured":"Scirdino C, Cuomoand L, Solieri M, Sojka M (2018) HERCULES: high-performance real-time architectures for low-power embedded systems. accessed 07 Jan 2020"},{"key":"9382_CR42","unstructured":"Serrano-Cases A, Reina JM, Abella J, Mezzetti E, Cazorla FJ (2021) Leveraging hardware QoS to control contention in the Xilinx Zynq UltraScale+ MPSoC"},{"key":"9382_CR43","doi-asserted-by":"crossref","unstructured":"Sohal P, Tabish R, Drepper U, Mancuso R (2020) E-WarP: a system-wide framework for memory bandwidth profiling and management. In: 2020 IEEE real-time systems symposium (RTSS), pp 345\u2013357","DOI":"10.1109\/RTSS49844.2020.00039"},{"key":"9382_CR44","doi-asserted-by":"crossref","unstructured":"Valsan PK, Yun H (2015) MEDUSA: a predictable and high-performance DRAM controller for multicore based embedded systems. In: 2015 IEEE 3rd international conference on cyber-physical systems, networks, and applications. pp 86\u201393","DOI":"10.1109\/CPSNA.2015.24"},{"key":"9382_CR45","doi-asserted-by":"crossref","unstructured":"Venkata SK, Ahn I, Jeon D, Gupta A, Louie C, Garcia S, Belongie S, Taylor MB (2009) SD-VBS: the san diego vision benchmark suite. In: 2009 IEEE international symposium on workload characterization (IISWC). IEEE, pp 55\u201364","DOI":"10.1109\/IISWC.2009.5306794"},{"key":"9382_CR46","unstructured":"Vivante, Vega Cores for 3D. accessed 07 Jan 2020. http:\/\/www.vivantecorp.com\/index.php\/en\/technology\/3d.html"},{"key":"9382_CR47","doi-asserted-by":"crossref","unstructured":"Ward BC, Herman JL, Kenna CJ, Anderson JH (2013) Outstanding paper award: making shared caches more predictable on multicore platforms. In: 2013 25th Euromicro conference on real-time systems. IEEE, pp 157\u2013167","DOI":"10.1109\/ECRTS.2013.26"},{"key":"9382_CR48","unstructured":"Xilinx (2016) ZCU102 user guide. accessed 07 Jan 2020"},{"key":"9382_CR49","unstructured":"Xilinx (2017) AXI4 reference guide. accessed 07 Jan 2020"},{"issue":"2","key":"9382_CR50","doi-asserted-by":"publisher","first-page":"601","DOI":"10.1109\/TC.2015.2425874","volume":"65","author":"G Yao","year":"2016","unstructured":"Yao G, Yun H, Wu ZP, Pellizzoni R, Caccamo M, Sha L (2016) Schedulability analysis for memory bandwidth regulated multicore real-time systems. IEEE Trans Comput 65(2):601\u2013614","journal-title":"IEEE Trans Comput"},{"key":"9382_CR51","doi-asserted-by":"crossref","unstructured":"Ye Y, West R, Cheng Z, Li Y (2014) Coloris: a dynamic cache partitioning system using page coloring. In: 2014 23rd international conference on parallel architecture and compilation techniques (PACT). IEEE. pp 381\u2013392","DOI":"10.1145\/2628071.2628104"},{"key":"9382_CR52","unstructured":"Yun H, Yao G, Pellizzoni R, Caccamo M, Sha L (2013) MemGuard: memory bandwidth reservation system for efficient performance isolation in multi-core platforms. In: 2013 IEEE 19th real-time and embedded technology and applications symposium (RTAS). pp 55\u201364"},{"key":"9382_CR53","doi-asserted-by":"crossref","unstructured":"Yun H, Mancuso R, Wu Z-P, Pellizzoni R (2014) PALLOC: DRAM bank-aware memory allocator for performance isolation on multicore platforms. In: IEEE 19th real-time and embedded technology and applications symposium (RTAS). IEEE pp 155\u2013166","DOI":"10.1109\/RTAS.2014.6925999"},{"issue":"7","key":"9382_CR54","doi-asserted-by":"publisher","first-page":"1247","DOI":"10.1109\/TC.2016.2640961","volume":"66","author":"H Yun","year":"2017","unstructured":"Yun H, Ali W, Gondi S, Biswas S (2017) BWLOCK: a dynamic memory access control framework for soft real-time applications on multicore platforms. IEEE Trans Comput 66(7):1247\u20131252","journal-title":"IEEE Trans Comput"}],"container-title":["Real-Time Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11241-022-09382-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11241-022-09382-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11241-022-09382-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,22]],"date-time":"2024-09-22T23:56:22Z","timestamp":1727049382000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11241-022-09382-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,4,26]]},"references-count":55,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2022,9]]}},"alternative-id":["9382"],"URL":"https:\/\/doi.org\/10.1007\/s11241-022-09382-x","relation":{},"ISSN":["0922-6443","1573-1383"],"issn-type":[{"value":"0922-6443","type":"print"},{"value":"1573-1383","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,4,26]]},"assertion":[{"value":"31 March 2022","order":1,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"26 April 2022","order":2,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}