{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T15:41:39Z","timestamp":1759333299958,"version":"3.37.3"},"reference-count":54,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2024,6,1]],"date-time":"2024-06-01T00:00:00Z","timestamp":1717200000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"},{"start":{"date-parts":[[2024,7,10]],"date-time":"2024-07-10T00:00:00Z","timestamp":1720569600000},"content-version":"vor","delay-in-days":39,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"}],"funder":[{"DOI":"10.13039\/100005156","name":"Alexander von Humboldt-Stiftung","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100005156","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000143","name":"Division of Computing and Communication Foundations","doi-asserted-by":"publisher","award":["2008799"],"award-info":[{"award-number":["2008799"]}],"id":[{"id":"10.13039\/100000143","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000144","name":"Division of Computer and Network Systems","doi-asserted-by":"publisher","award":["2238476"],"award-info":[{"award-number":["2238476"]}],"id":[{"id":"10.13039\/100000144","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100005713","name":"Technische Universit\u00e4t M\u00fcnchen","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100005713","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Real-Time Syst"],"published-print":{"date-parts":[[2024,6]]},"abstract":"<jats:title>Abstract<\/jats:title><jats:p>The ever-increasing demand for high performance in the time-critical, low-power embedded domain drives the adoption of powerful but unpredictable, heterogeneous Systems-on-Chip. On these platforms, the main source of unpredictability\u2014the shared memory subsystem\u2014has been widely studied, and several approaches to mitigate undesired effects have been proposed over the years. Among them, performance-counter-based regulation methods have proved particularly successful. Unfortunately, such regulation methods require precise knowledge of each task\u2019s memory consumption and cannot be extended to isolate mixed-criticality tasks running on the same core as the regulation budget is shared. Moreover, the desirable combination of these methodologies with well-known time-isolation techniques\u2014such as server-based reservations\u2014is still an uncharted territory and lacks a precise characterization of possible benefits and limitations. Recognizing the importance of such consolidation for designing predictable real-time systems, we introduce MCTI (Mixed-Criticality Task-based Isolation) as a first initial step in this direction. MCTI is a hardware\/software co-design architecture that aims to improve both CPU and memory isolations among tasks with different criticalities even when they share the same CPU. In order to ascertain the correct behavior and distill the benefits of MCTI, we implemented and tested the proposed prototype architecture on a widely available off-the-shelf platform. The evaluation of our prototype shows that (1) MCTI helps shield critical tasks from concurrent non-critical tasks sharing the same memory budget, with only a limited increase in response time being observed, and (2) critical tasks running under memory stress exhibit an average response time close to that achieved when running without memory stress.<\/jats:p>","DOI":"10.1007\/s11241-024-09425-5","type":"journal-article","created":{"date-parts":[[2024,7,10]],"date-time":"2024-07-10T07:02:31Z","timestamp":1720594951000},"page":"328-365","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Mcti: mixed-criticality task-based isolation"],"prefix":"10.1007","volume":"60","author":[{"ORCID":"https:\/\/orcid.org\/0009-0009-7419-549X","authenticated-orcid":false,"given":"Denis","family":"Hoornaert","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Golsana","family":"Ghaemi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrea","family":"Bastoni","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Renato","family":"Mancuso","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marco","family":"Caccamo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Giulio","family":"Corradi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2024,7,10]]},"reference":[{"key":"9425_CR1","doi-asserted-by":"publisher","unstructured":"Abeni L, Buttazzo G (1998) Integrating multimedia applications in hard real-time systems. In: Proceedings 19th IEEE Real-Time Systems Symposium (Cat. No.98CB36279), pp 4\u201313, https:\/\/doi.org\/10.1109\/REAL.1998.739726","DOI":"10.1109\/REAL.1998.739726"},{"key":"9425_CR2","doi-asserted-by":"publisher","unstructured":"Agrawal A, Fohler G, Freitag J, et\u00a0al (2017) Contention-Aware Dynamic Memory Bandwidth Isolation with Predictability in COTS Multicores: An Avionics Case Study. In: Bertogna M (ed) 29th Euromicro Conference on Real-Time Systems (ECRTS 2017), Leibniz International Proceedings in Informatics (LIPIcs), vol\u00a076. Schloss Dagstuhl\u2013Leibniz-Zentrum fuer Informatik, Dagstuhl, Germany, pp 2:1\u20132:2https:\/\/doi.org\/10.4230\/LIPIcs.ECRTS.2017.2, http:\/\/drops.dagstuhl.de\/opus\/volltexte\/2017\/7174","DOI":"10.4230\/LIPIcs.ECRTS.2017.2"},{"key":"9425_CR3","doi-asserted-by":"publisher","unstructured":"Agrawal A, Mancuso R, Pellizzoni R, et\u00a0al (2018) Analysis of dynamic memory bandwidth regulation in multi-core real-time systems. In: 2018 IEEE Real-Time Systems Symposium (RTSS), pp 230\u201324https:\/\/doi.org\/10.1109\/RTSS.2018.00040","DOI":"10.1109\/RTSS.2018.00040"},{"key":"9425_CR4","unstructured":"Anandtech (2019) NVIDIA Drive AGX Orin. https:\/\/www.anandtech.com\/show\/15245\/nvidia-details-drive-agx-orin-a-herculean-arm-automotive-soc-for-2022, accessed: 2021-10-13"},{"key":"9425_CR5","unstructured":"ARM (2022) Arm Architecture Reference Manual Supplement. Memory System Resource Partitioning and Monitoring (MPAM) for Armv8-A. https:\/\/developer.arm.com\/docs\/ddi0598\/latest Accessed: 2021-02-08"},{"key":"9425_CR6","doi-asserted-by":"publisher","unstructured":"Awan MA, Bletsas K, Souto PF, et\u00a0al (2018a) Mixed-criticality scheduling with dynamic memory bandwidth regulation. In: 2018 IEEE 24th International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA), pp 111\u201311https:\/\/doi.org\/10.1109\/RTCSA.2018.00022","DOI":"10.1109\/RTCSA.2018.00022"},{"key":"9425_CR7","doi-asserted-by":"publisher","unstructured":"Awan MA, Souto PF, Bletsas K, et\u00a0al (2018b) Worst-case Stall Analysis for Multicore Architectures with Two Memory Controllers. In: Altmeyer S (ed) 30th Euromicro Conference on Real-Time Systems (ECRTS 2018), Leibniz International Proceedings in Informatics (LIPIcs), vol 106. Schloss Dagstuhl\u2013Leibniz-Zentrum fuer Informatik, Dagstuhl, Germany, pp 2:1\u20132:2https:\/\/doi.org\/10.4230\/LIPIcs.ECRTS.2018.2, http:\/\/drops.dagstuhl.de\/opus\/volltexte\/2018\/9002","DOI":"10.4230\/LIPIcs.ECRTS.2018.2"},{"key":"9425_CR8","doi-asserted-by":"publisher","unstructured":"Awan MA, Souto PF, Bletsas K, et\u00a0al (2019) Memory bandwidth regulation for multiframe task sets. In: 2019 IEEE 25th International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA), pp 1\u20131https:\/\/doi.org\/10.1109\/RTCSA.2019.8864563","DOI":"10.1109\/RTCSA.2019.8864563"},{"key":"9425_CR9","unstructured":"Brandenburg BB (2011) Scheduling and locking in multiprocessor real-time operating systems. PhD thesis, The University of North Carolina at Chapel Hill"},{"key":"9425_CR10","doi-asserted-by":"publisher","unstructured":"Buttazzo G, Bini E (2006) Optimal dimensioning of a constant bandwidth server. In: 2006 27th IEEE International Real-Time Systems Symposium (RTSS\u201906), pp 169\u201317https:\/\/doi.org\/10.1109\/RTSS.2006.31","DOI":"10.1109\/RTSS.2006.31"},{"key":"9425_CR11","doi-asserted-by":"crossref","unstructured":"Buttazzo GC (2011) Hard Real-time Computing Systems: Predictable Scheduling Algorithms And Applications (Real-Time Systems Series). Springer-Verlag","DOI":"10.1007\/978-1-4614-0676-1"},{"key":"9425_CR12","doi-asserted-by":"publisher","unstructured":"Cinque M, De\u00a0Tommasi G, Dubbioso S, et\u00a0al (2022) Rpuguard: Real-time processing unit virtualization for mixed-criticality applications. In: 2022 18th European Dependable Computing Conference (EDCC), pp 97\u201310https:\/\/doi.org\/10.1109\/EDCC57035.2022.00025","DOI":"10.1109\/EDCC57035.2022.00025"},{"key":"9425_CR13","unstructured":"Dagieu N, Spyridakis A, Raho D (2016) Memguard: A memory bandwith management in mixed criticality virtualized systems memguard kvm scheduling. In: 10th Int. Conf. on Mobile Ubiquitous Comput., Syst., Services and Technologies (UBICOMM)"},{"key":"9425_CR14","doi-asserted-by":"publisher","unstructured":"Farshchi F, Huang Q, Yun H (2020) Bru: Bandwidth regulation unit for real-time multicore processors. In: 2020 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), pp 364\u201337https:\/\/doi.org\/10.1109\/RTAS48715.2020.00011","DOI":"10.1109\/RTAS48715.2020.00011"},{"key":"9425_CR15","doi-asserted-by":"publisher","unstructured":"Ghaemi G, Tarapore D, Mancuso R (2021) Governing with Insights: Towards Profile-Driven Cache Management of Black-Box Applications. In: Brandenburg BB (ed) 33rd Euromicro Conference on Real-Time Systems (ECRTS 2021), Leibniz International Proceedings in Informatics (LIPIcs), vol 196. Schloss Dagstuhl \u2013 Leibniz-Zentrum f\u00fcr Informatik, Dagstuhl, Germany, pp 4:1\u20134:2https:\/\/doi.org\/10.4230\/LIPIcs.ECRTS.2021.4, https:\/\/drops.dagstuhl.de\/opus\/volltexte\/2021\/13935","DOI":"10.4230\/LIPIcs.ECRTS.2021.4"},{"key":"9425_CR16","unstructured":"Green Hills Software (2023) GHS Integrity. https:\/\/www.ghs.com\/products\/rtos\/integrity_virtualization.html"},{"key":"9425_CR17","doi-asserted-by":"publisher","unstructured":"Hassan M, Patel H, Pellizzoni R (2017) Pmc: A requirement-aware dram controller for multicore mixed criticality systems. ACM Trans Embed Comput Syst 16(4https:\/\/doi.org\/10.1145\/3019611, https:\/\/doi.org\/10.1145\/3019611","DOI":"10.1145\/3019611"},{"key":"9425_CR18","doi-asserted-by":"publisher","unstructured":"Hebbache F, Jan M, Brandner F, et\u00a0al (2018) Shedding the shackles of time-division multiplexing. In: 2018 IEEE Real-Time Systems Symposium (RTSS), pp 456\u201346https:\/\/doi.org\/10.1109\/RTSS.2018.00059","DOI":"10.1109\/RTSS.2018.00059"},{"key":"9425_CR19","doi-asserted-by":"publisher","unstructured":"Hoornaert D, Roozkhosh S, Mancuso R (2021) A Memory Scheduling Infrastructure for Multi-Core Systems with Re-Programmable Logic. In: Brandenburg BB (ed) 33rd Euromicro Conference on Real-Time Systems (ECRTS 2021), Leibniz International Proceedings in Informatics (LIPIcs), vol 196. Schloss Dagstuhl \u2013 Leibniz-Zentrum f\u00fcr Informatik, Dagstuhl, Germany, pp 2:1\u20132:2https:\/\/doi.org\/10.4230\/LIPIcs.ECRTS.2021.2, https:\/\/drops.dagstuhl.de\/opus\/volltexte\/2021\/13933","DOI":"10.4230\/LIPIcs.ECRTS.2021.2"},{"key":"9425_CR20","doi-asserted-by":"publisher","unstructured":"Houdek P, Sojka M, Hanz\u00e1lek Z (2017) Towards predictable execution model on arm-based heterogeneous platforms. In: 2017 IEEE 26th International Symposium on Industrial Electronics (ISIE), pp 1297\u2013130https:\/\/doi.org\/10.1109\/ISIE.2017.8001432","DOI":"10.1109\/ISIE.2017.8001432"},{"key":"9425_CR21","unstructured":"Intel, Corp. (2016) Intel\u2019s Stratix 10 FPGA: Supporting the smart and connected revolution. https:\/\/newsroom.intel.com\/editorials\/intels-stratix-10-fpga-supporting-smart-connected-revolution\/, accessed on 2022-01-19"},{"key":"9425_CR22","doi-asserted-by":"publisher","unstructured":"Jalle J, Qui\u00f1ones E, Abella J, et\u00a0al (2014) A dual-criticality memory controller (dcmc): Proposal and evaluation of a space case study. In: 2014 IEEE Real-Time Systems Symposium, pp 207\u201321https:\/\/doi.org\/10.1109\/RTSS.2014.23","DOI":"10.1109\/RTSS.2014.23"},{"key":"9425_CR23","doi-asserted-by":"publisher","unstructured":"Jun M, Bang K, Lee HJ, et\u00a0al (2007) Slack-based bus arbitration scheme for soft real-time constrained embedded systems. In: 2007 Asia and South Pacific Design Automation Conference, pp 159\u201316https:\/\/doi.org\/10.1109\/ASPDAC.2007.357979","DOI":"10.1109\/ASPDAC.2007.357979"},{"key":"9425_CR24","doi-asserted-by":"crossref","unstructured":"Kim H, Rajkumar RR (2016) Real-Time Cache Management for Multi-Core Virtualization. In: Proceedings of the 13th International Conference on Embedded Software. Association for Computing Machinery, New York, NY, USA, EMSOFT \u201916","DOI":"10.1145\/2968478.2968480"},{"key":"9425_CR25","doi-asserted-by":"crossref","unstructured":"Kloda T, Solieri M, Mancuso R, et\u00a0al (2019) Deterministic Memory Hierarchy and Virtualization for Modern Multi-Core Embedded Systems. In: 2019 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), p 1\u201314","DOI":"10.1109\/RTAS.2019.00009"},{"key":"9425_CR26","doi-asserted-by":"crossref","unstructured":"Kostrzewa A, Saidi S, Ernst R (2016) Slack-based resource arbitration for real-time networks-on-chip. In: 2016 Design, Automation Test in Europe Conference Exhibition (DATE), pp 1012\u20131017","DOI":"10.3850\/9783981537079_0233"},{"issue":"6","key":"9425_CR27","doi-asserted-by":"publisher","first-page":"821","DOI":"10.1002\/spe.2335","volume":"46","author":"J Lelli","year":"2016","unstructured":"Lelli J, Scordino C, Abeni L et al (2016) Deadline scheduling in the Linux kernel. Softw Pract Exp 46(6):821\u2013839","journal-title":"Softw Pract Exp"},{"issue":"5","key":"9425_CR28","doi-asserted-by":"publisher","first-page":"675","DOI":"10.1007\/s11241-015-9235-y","volume":"52","author":"Y Li","year":"2016","unstructured":"Li Y, Akesson K, Goossens K (2016) Architecture and analysis of a dynamically-scheduled real-time memory controller. Real-Time Syst 52(5):675\u2013772. https:\/\/doi.org\/10.1007\/s11241-015-9235-y","journal-title":"Real-Time Syst"},{"key":"9425_CR29","doi-asserted-by":"crossref","unstructured":"Mancuso R, Dudko R, Betti E, et\u00a0al (2013) Real-time cache management framework for multi-core architectures. In: 2013 IEEE 19th Real-Time and Embedded Technology and Applications Symposium (RTAS), p 45\u201354","DOI":"10.1109\/RTAS.2013.6531078"},{"key":"9425_CR30","doi-asserted-by":"publisher","unstructured":"Mancuso R, Pellizzoni R, Tokcan N, et\u00a0al (2017) WCET Derivation under Single Core Equivalence with Explicit Memory Budget Assignment. In: 29th Euromicro Conference on Real-Time Systems (ECRTS 2017), Leibniz International Proceedings in Informatics (LIPIcs), vol\u00a076. Schloss Dagstuhl\u2013Leibniz-Zentrum fuer Informatik, Dagstuhl, Germany, pp 3:1\u20133:2https:\/\/doi.org\/10.4230\/LIPIcs.ECRTS.2017.3, http:\/\/drops.dagstuhl.de\/opus\/volltexte\/2017\/7168","DOI":"10.4230\/LIPIcs.ECRTS.2017.3"},{"key":"9425_CR31","doi-asserted-by":"publisher","unstructured":"Martins J, Tavares A, Solieri M, et\u00a0al (2020) Bao: A lightweight static partitioning hypervisor for modern multi-core embedded systems. In: Workshop on Next Generation Real-Time Embedded Systems (NG-RES 2020), OpenAccess Series in Informatics (OASIcs), vol\u00a077. Schloss Dagstuhl\u2013Leibniz-Zentrum fuer Informatik, Dagstuhl, Germany, pp 3:1\u20133:1https:\/\/doi.org\/10.4230\/OASIcs.NG-RES.2020.3, https:\/\/drops.dagstuhl.de\/opus\/volltexte\/2020\/11779","DOI":"10.4230\/OASIcs.NG-RES.2020.3"},{"key":"9425_CR32","unstructured":"Microsemi \u2014 Microchip Technology Inc. (2020) PolarFire SoC - Lowest Power, Multi-Core RISC-V SoC FPGA. https:\/\/www.microsemi.com\/product-directory\/soc-fpgas\/5498-polarfire-soc-fpga, accessed on 09.01.2020"},{"key":"9425_CR33","doi-asserted-by":"publisher","unstructured":"Mirosanlou R, Hassan M, Pellizzoni R (2020) Drambulism: Balancing performance and predictability through dynamic pipelining. In: 2020 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), pp 82\u20139https:\/\/doi.org\/10.1109\/RTAS48715.2020.00-15","DOI":"10.1109\/RTAS48715.2020.00-15"},{"key":"9425_CR34","doi-asserted-by":"publisher","unstructured":"Modica P, Biondi A, Buttazzo G, et\u00a0al (2018) Supporting temporal and spatial isolation in a hypervisor for arm multicore platforms. In: 2018 IEEE International Conference on Industrial Technology (ICIT), pp 1651\u2013165https:\/\/doi.org\/10.1109\/ICIT.2018.8352429","DOI":"10.1109\/ICIT.2018.8352429"},{"key":"9425_CR35","doi-asserted-by":"publisher","unstructured":"Nicolella M, Roozkhosh S, Hoornaert D, et\u00a0al (2022) Rt-bench: An extensible benchmark framework for the analysis and management of real-time applications. In: Proceedings of the 30th International Conference on Real-Time Networks and Systems. Association for Computing Machinery, New York, NY, USA, RTNS 2022, p 184\u201319https:\/\/doi.org\/10.1145\/3534879.3534888, https:\/\/doi.org\/10.1145\/3534879.3534888","DOI":"10.1145\/3534879.3534888"},{"key":"9425_CR36","doi-asserted-by":"publisher","unstructured":"Roozkhosh S, Mancuso R (2020) The potential of programmable logic in the middle: Cache bleaching. In: 2020 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), pp 296\u201330https:\/\/doi.org\/10.1109\/RTAS48715.2020.00006","DOI":"10.1109\/RTAS48715.2020.00006"},{"key":"9425_CR37","unstructured":"RTCA Inc. (2011) RTCA\/DO-178C Software Consideration in Airborne Systems and Equipment Certification"},{"key":"9425_CR38","doi-asserted-by":"crossref","unstructured":"Saeed A, Dasari D, Ziegenbein D, et\u00a0al (2022) Memory Utilization-Based Dynamic Bandwidth Regulation for Temporal Isolation in Multi-Cores . In: 2022 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), p 133\u2013145","DOI":"10.1109\/RTAS54340.2022.00019"},{"key":"9425_CR39","doi-asserted-by":"crossref","unstructured":"Schwaericke G, Tabish R, Pellizzoni R, et\u00a0al (2021) A Real-Time virtio-based Framework for Predictable Inter-VM Communication. In: 2021 IEEE International Real-Time Systems Symposium (RTSS)","DOI":"10.1109\/RTSS52674.2021.00015"},{"key":"9425_CR40","doi-asserted-by":"publisher","unstructured":"Serrano-Cases A, Reina JM, Abella J, et\u00a0al (2021) Leveraging Hardware QoS to Control Contention in the Xilinx Zynq UltraScale+ MPSoC. In: Brandenburg BB (ed) 33rd Euromicro Conference on Real-Time Systems (ECRTS 2021), Leibniz International Proceedings in Informatics (LIPIcs), vol 196. Schloss Dagstuhl \u2013 Leibniz-Zentrum f\u00fcr Informatik, Dagstuhl, Germany, pp 3:1\u20133:2https:\/\/doi.org\/10.4230\/LIPIcs.ECRTS.2021.3, https:\/\/drops.dagstuhl.de\/opus\/volltexte\/2021\/13934","DOI":"10.4230\/LIPIcs.ECRTS.2021.3"},{"key":"9425_CR41","unstructured":"Siemens AG (2023) Jailhouse hypervisor. https:\/\/github.com\/siemens\/jailhouse, accessed: 2023-06-06"},{"key":"9425_CR42","doi-asserted-by":"crossref","unstructured":"Sohal P, Tabish R, Drepper U, et\u00a0al (2020) E-WarP: A System-wide Framework for Memory Bandwidth Profiling and Management. In: 2020 IEEE Real-Time Systems Symposium (RTSS)","DOI":"10.1109\/RTSS49844.2020.00039"},{"key":"9425_CR43","unstructured":"SYSGO G (2023) PikeOS Hypervisor. https:\/\/www.sysgo.com"},{"key":"9425_CR44","doi-asserted-by":"publisher","unstructured":"Tabish R, Wen J, Pellizzoni R, et\u00a0al (2021) An analyzable inter-core communication framework for high-performance multicore embedded systems. Journal of Systems Architecture p 10217https:\/\/doi.org\/10.1016\/j.sysarc.2021.102178, https:\/\/www.sciencedirect.com\/science\/article\/pii\/S1383762121001284","DOI":"10.1016\/j.sysarc.2021.102178"},{"key":"9425_CR45","doi-asserted-by":"publisher","unstructured":"Valsan PK, Yun H (2015) Medusa: A predictable and high-performance dram controller for multicore based embedded systems. In: 2015 IEEE 3rd International Conference on Cyber-Physical Systems, Networks, and Applications, pp 86\u20139https:\/\/doi.org\/10.1109\/CPSNA.2015.24","DOI":"10.1109\/CPSNA.2015.24"},{"key":"9425_CR46","doi-asserted-by":"crossref","unstructured":"Venkata SK, Ahn I, Jeon D, et\u00a0al (2009) Sd-vbs: The san diego vision benchmark suite. In: IISWC. IEEE Computer Society, pp 55\u201364, http:\/\/dblp.uni-trier.de\/db\/conf\/iiswc\/iiswc2009.html#VenkataAJGLGBT09","DOI":"10.1109\/IISWC.2009.5306794"},{"key":"9425_CR47","unstructured":"Xilinx (2022) ZCU 102 MPSoC TRM. https:\/\/docs.xilinx.com\/r\/en-US\/ug1085-zynq-ultrascale-trm\/Zynq-UltraScale-Device-Technical-Reference-Manual, accessed: 2022-11-08"},{"key":"9425_CR48","unstructured":"Xilinx (2023) Xilinx Versal. https:\/\/www.xilinx.com\/products\/silicon-devices\/acap\/versal.html, accessed: 2021-10-13"},{"key":"9425_CR49","doi-asserted-by":"publisher","unstructured":"Yun H, Yao G, Pellizzoni R, et\u00a0al (2013) Memguard: Memory bandwidth reservation system for efficient performance isolation in multi-core platforms. In: 2013 IEEE 19th Real-Time and Embedded Technology and Applications Symposium (RTAS), pp 55\u20136https:\/\/doi.org\/10.1109\/RTAS.2013.6531079","DOI":"10.1109\/RTAS.2013.6531079"},{"key":"9425_CR50","doi-asserted-by":"publisher","unstructured":"Yun H, Pellizzoni R, Valsan PK (2015) Parallelism-aware memory interference delay analysis for cots multicore systems. In: 2015 27th Euromicro Conference on Real-Time Systems, pp 184\u201319https:\/\/doi.org\/10.1109\/ECRTS.2015.24","DOI":"10.1109\/ECRTS.2015.24"},{"issue":"2","key":"9425_CR51","doi-asserted-by":"publisher","first-page":"562","DOI":"10.1109\/TC.2015.2425889","volume":"65","author":"H Yun","year":"2016","unstructured":"Yun H, Yao G, Pellizzoni R et al (2016) Memory Bandwidth Management for Efficient Performance Isolation in Multi-Core Platforms. IEEE Transactions on Computers 65(2):562\u2013576","journal-title":"IEEE Transactions on Computers"},{"issue":"7","key":"9425_CR52","doi-asserted-by":"publisher","first-page":"1247","DOI":"10.1109\/TC.2016.2640961","volume":"66","author":"H Yun","year":"2017","unstructured":"Yun H, Ali W, Gondi S et al (2017) BWLOCK: a dynamic memory access control framework for soft real-time applications on multicore platforms. IEEE Trans Comput 66(7):1247\u20131252","journal-title":"IEEE Trans Comput"},{"key":"9425_CR53","doi-asserted-by":"publisher","unstructured":"Zhou Y, Wentzlaff D (2016) Mitts: Memory inter-arrival time traffic shaping. In: Proceedings of the 43rd International Symposium on Computer Architecture. IEEE Press, ISCA \u201916, p 532\u201354https:\/\/doi.org\/10.1109\/ISCA.2016.53, https:\/\/doi.org\/10.1109\/ISCA.2016.53","DOI":"10.1109\/ISCA.2016.53"},{"key":"9425_CR54","doi-asserted-by":"publisher","unstructured":"Zuepke A, Bastoni A, Chen W, et\u00a0al (2023) Mempol: Policing core memory bandwidth from outside of the cores. In: 2023 IEEE 29th Real-Time and Embedded Technology and Applications Symposium (RTAS), pp 235\u201324https:\/\/doi.org\/10.1109\/RTAS58335.2023.00026","DOI":"10.1109\/RTAS58335.2023.00026"}],"container-title":["Real-Time Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11241-024-09425-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11241-024-09425-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11241-024-09425-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,13]],"date-time":"2024-07-13T16:14:01Z","timestamp":1720887241000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11241-024-09425-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6]]},"references-count":54,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2024,6]]}},"alternative-id":["9425"],"URL":"https:\/\/doi.org\/10.1007\/s11241-024-09425-5","relation":{},"ISSN":["0922-6443","1573-1383"],"issn-type":[{"type":"print","value":"0922-6443"},{"type":"electronic","value":"1573-1383"}],"subject":[],"published":{"date-parts":[[2024,6]]},"assertion":[{"value":"26 May 2024","order":1,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"10 July 2024","order":2,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}