{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:56:25Z","timestamp":1759146985396},"reference-count":18,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2006,2,1]],"date-time":"2006-02-01T00:00:00Z","timestamp":1138752000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J VLSI Sign Process Syst Sign Image Video Technol"],"published-print":{"date-parts":[[2006,2]]},"DOI":"10.1007\/s11265-005-4177-6","type":"journal-article","created":{"date-parts":[[2006,5,3]],"date-time":"2006-05-03T08:18:51Z","timestamp":1146644331000},"page":"149-158","source":"Crossref","is-referenced-by-count":13,"title":["An Efficient Universal Addition Scheme for All Hybrid-Redundant Representations with Weighted Bit-Set Encoding"],"prefix":"10.1007","volume":"42","author":[{"given":"Ghassem","family":"Jaberipur","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Behrooz","family":"Parhami","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohammad","family":"Ghodsi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2006,2,1]]},"reference":[{"key":"4177_CR1","doi-asserted-by":"crossref","first-page":"389","DOI":"10.1109\/TEC.1961.5219227","volume":"10","author":"A. Avizienis","year":"1961","unstructured":"A. Avizienis, \u201cSigned-Digit Number Representations for Fast Parallel Arithmetic,\u201d IRE Trans. Electronic Computers, vol. 10, 1961, pp. 389\u2013400.","journal-title":"IRE Trans. Electronic Computers"},{"issue":"1","key":"4177_CR2","doi-asserted-by":"crossref","first-page":"89","DOI":"10.1109\/12.46283","volume":"39","author":"B. Parhami","year":"1990","unstructured":"B. Parhami, \u201cGeneralized Signed-Digit Number Systems: A Unifying Framework for Redundant Number Representations,\u201d IEEE Trans. Computers, vol. 39, no. 1, 1990, pp. 89\u201398.","journal-title":"IEEE Trans. Computers"},{"key":"4177_CR3","doi-asserted-by":"crossref","unstructured":"G. Jaberipur, B. Parhami, and M. Ghodsi, \u201cWeighted Bit-Set Encodings for Redundant Digit Sets: Theory and Applications,\u201d in Proc. 36th Asilomar Conf. Signals Systems and Computers, Nov. 2002, pp. 1629\u20131633.","DOI":"10.1109\/ACSSC.2002.1197053"},{"key":"4177_CR4","doi-asserted-by":"crossref","first-page":"1045","DOI":"10.1109\/T-C.1973.223648","volume":"22","author":"C. R. Baugh","year":"1973","unstructured":"C.R. Baugh and B.A. Wooley, \u201cA Two's Complement Parallel Array Multiplication Algorithm,\u201d IEEE Trans. Computers, vol. 22, 1973, pp. 1045\u20131047.","journal-title":"IEEE Trans. Computers"},{"key":"4177_CR5","doi-asserted-by":"crossref","unstructured":"H. Kobayashi, \u201cA Mutioperand Two's Complement Addition Algorithm,\u201d in Proc. 7th IEEE Symp. Computer Arithmetic, June 1985, pp. 16\u201319.","DOI":"10.1109\/ARITH.1985.6158958"},{"issue":"11","key":"4177_CR6","doi-asserted-by":"crossref","first-page":"1267","DOI":"10.1109\/12.966499","volume":"50","author":"D. S. Phatak","year":"2001","unstructured":"D.S. Phatak and I. Koren, \u201cConstant-Time Addition and Simultaneous Format Conversion Based on Redundant Binary Representations,\u201d IEEE Trans. Computers, vol. 50, no. 11, 2001, pp. 1267\u20131278.","journal-title":"IEEE Trans. Computers"},{"key":"4177_CR7","doi-asserted-by":"crossref","unstructured":"M.D. Ercegovac, \u201cEffective Coding for Fast Redundant Adders Using the Radix-2 Digit Set 0, 1, 2, 3,\u201d in Proc. 31st Asilomar Conf. Signals Systems and Computers, Nov. 1997, pp. 1163\u20131167.","DOI":"10.1109\/ACSSC.1997.679087"},{"issue":"5","key":"4177_CR8","doi-asserted-by":"crossref","first-page":"637","DOI":"10.1109\/12.509918","volume":"45","author":"B. Parhami","year":"1996","unstructured":"B. Parhami, \u201cComments on \u2018High-Speed Area-Efficient Multiplier Design Using Multiple-Valued Current-Mode Circuits\u2019,\u201d IEEE Trans. Computers, vol. 45, no. 5, 1996, pp. 637\u2013638.","journal-title":"IEEE Trans. Computers"},{"key":"4177_CR9","doi-asserted-by":"crossref","unstructured":"G. Jaberipur, B. Parhami, and M. Ghodsi, \u201cA Class of Stored-Transfer Representations for Redundant Number Systems,\u201d in Proc. 35th Asilomar Conf. Signals Systems and Computers, Nov. 2001, pp. 1304\u20131308.","DOI":"10.1109\/ACSSC.2001.987701"},{"issue":"8","key":"4177_CR10","doi-asserted-by":"crossref","first-page":"880","DOI":"10.1109\/12.295850","volume":"43","author":"D. S. Phatak","year":"1994","unstructured":"D.S. Phatak and I. Koren, \u201cHybrid Signed-Digit Number Systems: A Unified Framework for Redundant Number Representations with Bounded Carry Propagation Chains,\u201d IEEE Trans. Computers, vol. 43, no. 8, 1994, pp. 880\u2013891.","journal-title":"IEEE Trans. Computers"},{"key":"4177_CR11","doi-asserted-by":"crossref","unstructured":"M.I. Ferguson and M.D. Ercegovac, \u201cA Multiplier with Redundant Operands,\u201d in Proc. 33rd Asilomar Conf. Signals Systems and Computers, Oct. 1999, pp. 1322\u20131326.","DOI":"10.1109\/ACSSC.1999.831921"},{"key":"4177_CR12","unstructured":"B. Parhami, Computer Arithmetic: Algorithms and Hardware Designs, Oxford, 2000."},{"issue":"1","key":"4177_CR13","doi-asserted-by":"crossref","first-page":"29","DOI":"10.1023\/A:1008939516542","volume":"5","author":"A. Mignotte","year":"2000","unstructured":"A. Mignotte, J.M. Muller, and O. Peyran, \u201cSynthesis for Mixed Arithmetic,\u201d Design Automation for Embedded Systems, vol. 5, no. 1, 2000, pp. 29\u201360.","journal-title":"Design Automation for Embedded Systems"},{"key":"4177_CR14","doi-asserted-by":"crossref","first-page":"7","DOI":"10.1023\/A:1021133616373","volume":"33","author":"M. Daumas","year":"2003","unstructured":"M. Daumas and D.W. Matula, \u201cFurther Reducing the Redundancy of a Notation Over a Minimally Redundant Digit Set,\u201d J. VLSI Signal Processing, vol. 33, 2003, pp. 7\u201318.","journal-title":"J. VLSI Signal Processing"},{"key":"4177_CR15","unstructured":"G. Jaberipur, \u201cFrameworks for the Exploration and Implementation of Generalized Carry-Free Redundant Number Systems,\u201d PhD Dissertation, Sharif Univ. Tech., Tehran, Iran, Dec. 2004."},{"key":"4177_CR16","doi-asserted-by":"crossref","unstructured":"P. Kornerup, \u201cNecessary and Sufficient Conditions for Parallel, Constant Time Conversion and Addition,\u201d in Proc. 14th IEEE Symp. Computer Arithmetic, April 1999, pp. 152\u2013155.","DOI":"10.1109\/ARITH.1999.762840"},{"key":"4177_CR17","unstructured":"I. Koren, Computer Arithmetic Algorithms, 2nd edition, A.K. Peters, 2002."},{"key":"4177_CR18","doi-asserted-by":"crossref","unstructured":"G. Jaberipur, B. Parhami, and M. Ghodsi, \u201cWeighted Two-Valued Digit-Set Encodings: Unifying Efficient Hardware Representation Schemes for Redundant Number Systems,\u201d IEEE Trans. Circuits and Systems\u2014I: Regular Papers, vol. 52, no. 7, July 2005, pp. 1348\u20131357.","DOI":"10.1109\/TCSI.2005.851679"}],"container-title":["Journal of VLSI signal processing systems for signal, image and video technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-005-4177-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-005-4177-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-005-4177-6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T08:19:20Z","timestamp":1559377160000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-005-4177-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,2]]},"references-count":18,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2006,2]]}},"alternative-id":["4177"],"URL":"https:\/\/doi.org\/10.1007\/s11265-005-4177-6","relation":{},"ISSN":["0922-5773"],"issn-type":[{"value":"0922-5773","type":"print"}],"subject":[],"published":{"date-parts":[[2006,2]]}}}