{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,9]],"date-time":"2025-01-09T05:31:32Z","timestamp":1736400692756,"version":"3.32.0"},"reference-count":19,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2006,2,1]],"date-time":"2006-02-01T00:00:00Z","timestamp":1138752000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J VLSI Sign Process Syst Sign Image Video Technol"],"published-print":{"date-parts":[[2006,2]]},"DOI":"10.1007\/s11265-005-4184-7","type":"journal-article","created":{"date-parts":[[2006,5,3]],"date-time":"2006-05-03T12:18:51Z","timestamp":1146658731000},"page":"107-116","source":"Crossref","is-referenced-by-count":1,"title":["Legitimate Skew Clock Routing with Buffer Insertion"],"prefix":"10.1007","volume":"42","author":[{"given":"Xinjie","family":"Wei","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yici","family":"Cai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Meng","family":"Zhao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xianlong","family":"Hong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2006,2,1]]},"reference":[{"issue":"11","key":"4184_CR1","doi-asserted-by":"crossref","first-page":"799","DOI":"10.1109\/82.204128","volume":"39","author":"T. -H. Chao","year":"1992","unstructured":"T.-H. Chao, Y.-C.H. Hsu, J.-M. Ho, K.D. Boese, and A.B. Kahng, \u201cZero Skew Clock Routing with Minimum Wirelength,\u201d IEEE Trans. on Circ. and Syst., vol. 39, no. 11, 1992, pp.799\u2013814.","journal-title":"IEEE Trans. on Circ. and Syst."},{"issue":"3","key":"4184_CR2","doi-asserted-by":"crossref","first-page":"341","DOI":"10.1145\/293625.293628","volume":"3","author":"J. Cong","year":"1998","unstructured":"J. Cong, A.B. Kahng, C.-K. Koh, and C.-W.A. Tsao, \u201cBounded-Skew Clock and Steiner Routing,\u201d ACM Transactions on Design Automation of Electronic Systems, vol. 3, no. 3, 1998, pp. 341\u2013388.","journal-title":"ACM Transactions on Design Automation of Electronic Systems"},{"issue":"3","key":"4184_CR3","doi-asserted-by":"crossref","first-page":"359","DOI":"10.1145\/567270.567271","volume":"7","author":"C. -W. A. Tsao","year":"2002","unstructured":"C.-W.A. Tsao and C.-K. Koh, \u201cUST\/DME: A Clock Tree Router for General Skew Constraints,\u201d ACM Transactions on Design Automation of Electronics System, vol. 7, no. 3, 2002, pp. 359\u2013379.","journal-title":"ACM Transactions on Design Automation of Electronics System"},{"issue":"4","key":"4184_CR4","first-page":"438","volume":"24","author":"M. Zhao","year":"2003","unstructured":"M. Zhao, Y. Cai, X. Hong, and Y. Liu, \u201cLegitimate Skew Driven Clock Tree Routing and Optimization,\u201d Chinese Journal of Semiconductors, vol. 24, no. 4, 2003, pp. 438\u2013444 (in Chinese).","journal-title":"Chinese Journal of Semiconductors"},{"key":"4184_CR5","doi-asserted-by":"crossref","unstructured":"M. Zhao, Y. Liu, Y. Cai, and X. Hong, \u201cEffective Legitimate Skew Driven Clock Tree Routing,\u201d ASIC, 2003. Proceedings 5th International Conference, 2003, pp. 140\u2013143.","DOI":"10.1109\/ICASIC.2003.1277509"},{"key":"4184_CR6","doi-asserted-by":"crossref","unstructured":"J. Cong, L. He, K.-Y. Khoo, C.-K. Koh, and D.Z. Pan, \u201cInterconnect Design for Deep Submicron ICs,\u201d Proc. Int. Conf. on Computer Aided Design, 1997, pp. 478\u2013485.","DOI":"10.1109\/ICCAD.1997.643579"},{"issue":"9","key":"4184_CR7","doi-asserted-by":"crossref","first-page":"965","DOI":"10.1109\/43.658565","volume":"16","author":"A. Vittal","year":"1997","unstructured":"A. Vittal and M. Marek-Sadowska, \u201cLow-Power Buffered Clock Tree Design,\u201d IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, vol. 16, no. 9, 1997, pp. 965\u2013975.","journal-title":"IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems"},{"issue":"3","key":"4184_CR8","doi-asserted-by":"crossref","first-page":"309","DOI":"10.1109\/TVLSI.2002.1043334","volume":"10","author":"J. Pangjun","year":"2002","unstructured":"J. Pangjun and S.S. Sapatnekar, \u201cLow Power Clock Distribution Using Multiple Voltages and Reduced Swings,\u201d IEEE Transactions on VLSI Systems, vol. 10, no. 3, 2002, pp. 309\u2013318.","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"4184_CR9","doi-asserted-by":"crossref","unstructured":"X. Zeng, D. Zhou, and W. Li, \u201cBuffer Insertion for Clock Delay and Skew Minimization,\u201d in Proceedings of the ACM International Symposium on Physical Design, 1999, pp. 36\u201341.","DOI":"10.1145\/299996.300015"},{"key":"4184_CR10","doi-asserted-by":"crossref","first-page":"55","DOI":"10.1063\/1.1697872","volume":"19","author":"W. C. Elmore","year":"1948","unstructured":"W.C. Elmore, \u201cThe Transient Response of Damped Linear Network With Particular Regard to Wideband Amplifier,\u201d Applied Physics, vol. 19, 1948, pp. 55\u201363.","journal-title":"Applied Physics"},{"issue":"2","key":"4184_CR11","first-page":"95","volume":"26","author":"Z. Li","year":"1998","unstructured":"Z. Li, X. Yan, and N. Zheng, \u201cA Multi-Staged Zero Skew Clock Net Routing,\u201d Acta Electronica Sinica, vol. 26, no. 2, 1998, pp. 95\u201398 (in Chinese).","journal-title":"Acta Electronica Sinica"},{"key":"4184_CR12","doi-asserted-by":"crossref","unstructured":"Y. Liu, M. Zhao, X. Hong, Y. Cai, and W. Wu, \u201cA Clustering-Based Algorithm for Zero-Skew Clock Routing with Buffer Insertion,\u201d ASIC, Proceedings 4th International Conference on, 2001, pp. 183\u2013186.","DOI":"10.1109\/ICASIC.2001.982527"},{"key":"4184_CR13","doi-asserted-by":"crossref","unstructured":"T.H. Chao, Y.C. Hsu, and J.M. Ho, \u201cZero Skew Clock Net Routing,\u201d 29th ACM\/IEEE Design Automation Conference, 1992, pp. 518\u2013523.","DOI":"10.1109\/DAC.1992.227749"},{"key":"4184_CR14","doi-asserted-by":"crossref","unstructured":"A.B. Kahng, J. Cong, and G. Robins, \u201cHigh-Performance Clock Routing Based on Recursive Geometric Matching,\u201d Proc. ACM\/IEEE Design Automation Conf., 1991, pp. 322\u2013327.","DOI":"10.1145\/127601.127688"},{"key":"4184_CR15","doi-asserted-by":"crossref","unstructured":"J. Cong, A.B. Kahng, and G. Robins, \u201cMatching-Based Methods for High-Performance Clock Routing,\u201d IEEE Trans. Comput.-Aided, Dec. 1993, pp. 1157\u20131169.","DOI":"10.1109\/43.238608"},{"issue":"3","key":"4184_CR16","first-page":"290","volume":"21","author":"Z. Li","year":"2000","unstructured":"Z. Li, and X. Yan, \u201cHigh Speed Multilevel Staged Clock Routing,\u201d Chinese Journal of Semiconductors, vol. 21, no. 3, 2000, pp. 290\u2013297 (in Chinese).","journal-title":"Chinese Journal of Semiconductors"},{"issue":"11","key":"4184_CR17","first-page":"1228","volume":"23","author":"Y. Liu","year":"2002","unstructured":"Y. Liu, X. Hong, and Y. Cai, \u201cAn Algorithm for Generating the Topology of Skew-Constrained Clock Routing and Optimization,\u201d Chinese Journal of Semiconductors, vol. 23, no. 11, 2002, pp. 1228\u20131232 (in Chinese).","journal-title":"Chinese Journal of Semiconductors"},{"key":"4184_CR18","doi-asserted-by":"crossref","first-page":"163","DOI":"10.1023\/A:1007939023899","volume":"16","author":"J. G. Xi","year":"1997","unstructured":"J.G. Xi and W.W.-M. Dai, \u201cUseful-skew Clock Routing with Gate Sizing for Low Power Design,\u201d Journal of VLSI Signal Processing, vol. 16, 1997, pp. 163\u2013179.","journal-title":"Journal of VLSI Signal Processing"},{"key":"4184_CR19","doi-asserted-by":"crossref","unstructured":"K.D. Boese and A.B. Kahng, \u201cZero-skew Clock Routing Trees with Minimum Wirelength,\u201d ASIC Conference and Exhibit, Proceedings of Fifth Annual IEEE International, 1992, pp. 17\u201321.","DOI":"10.1109\/ASIC.1992.270316"}],"container-title":["Journal of VLSI signal processing systems for signal, image and video technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-005-4184-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-005-4184-7\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-005-4184-7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,8]],"date-time":"2025-01-08T20:04:11Z","timestamp":1736366651000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-005-4184-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,2]]},"references-count":19,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2006,2]]}},"alternative-id":["4184"],"URL":"https:\/\/doi.org\/10.1007\/s11265-005-4184-7","relation":{},"ISSN":["0922-5773"],"issn-type":[{"type":"print","value":"0922-5773"}],"subject":[],"published":{"date-parts":[[2006,2]]}}}