{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,2]],"date-time":"2025-01-02T05:27:28Z","timestamp":1735795648631,"version":"3.32.0"},"reference-count":19,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2005,8,1]],"date-time":"2005-08-01T00:00:00Z","timestamp":1122854400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J VLSI Sign Process Syst Sign Image Video Technol"],"published-print":{"date-parts":[[2005,8]]},"DOI":"10.1007\/s11265-005-6247-1","type":"journal-article","created":{"date-parts":[[2005,6,17]],"date-time":"2005-06-17T16:44:15Z","timestamp":1119026655000},"page":"9-20","source":"Crossref","is-referenced-by-count":8,"title":["HiBRID-SoC: A Multi-Core SoC Architecture for Multimedia Signal Processing"],"prefix":"10.1007","volume":"41","author":[{"given":"Hans-Joachim","family":"Stolberg","sequence":"first","affiliation":[]},{"given":"Mladen","family":"Berekovi\u0107","sequence":"additional","affiliation":[]},{"given":"S\u00f6ren","family":"Moch","sequence":"additional","affiliation":[]},{"given":"Lars","family":"Friebe","sequence":"additional","affiliation":[]},{"given":"Mark B.","family":"Kulaczewski","sequence":"additional","affiliation":[]},{"given":"Sebastian","family":"Fl\u00fcgel","sequence":"additional","affiliation":[]},{"given":"Heiko","family":"Klu\u00dfmann","sequence":"additional","affiliation":[]},{"given":"Andreas","family":"Dehnhardt","sequence":"additional","affiliation":[]},{"given":"Peter","family":"Pirsch","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,8,1]]},"reference":[{"key":"6247_CR1","unstructured":"ISO\/IEC JTC1\/SC29\/WG11 N4668, \u201cOverview of the MPEG-4 Standard,\u201d Jeju, March 2002."},{"key":"6247_CR2","doi-asserted-by":"crossref","unstructured":"P. Pirsch, M. Berekovi\u0107, H.-J. Stolberg, and J. Jachalsky, \u201cVLSI Architectures for MPEG-4,\u201d in Proc. 2003 International Symposium on VLSI Technology, Systems, and Applications, 2003, pp. 208\u2013212.","DOI":"10.1109\/VTSA.2003.1252589"},{"issue":"11","key":"6247_CR3","doi-asserted-by":"crossref","first-page":"1713","DOI":"10.1109\/4.881219","volume":"35","author":"M. Takahashi","year":"2000","unstructured":"M. Takahashi, T. Nishikawa, M. Hamada, T. Takayanagi, et al., \u201cA 60 MHz 240-mW MPEG-4 videophone LSI with 16-Mb embedded DRAM,\u201d IEEE Journal Solid-State Circuits, vol. 35, no. 11, 2000, pp. 1713\u20131721.","journal-title":"IEEE Journal Solid-State Circuits"},{"key":"6247_CR4","doi-asserted-by":"crossref","unstructured":"N. Seshan, \u201cHigh VelociTI Processing,\u201d in IEEE Signal Processing Mag., 1998, pp. 86\u2013101.","DOI":"10.1109\/79.664702"},{"key":"6247_CR5","unstructured":"Philips, TriMedia TM-1300 Media Processor Data Book, Sep. 2000."},{"issue":"1","key":"6247_CR6","doi-asserted-by":"crossref","first-page":"6","DOI":"10.1109\/54.980049","volume":"19","author":"M. Rudack","year":"2002","unstructured":"M. Rudack, M. Redeker, J. Hilgenstock, S. Moch, and J. Castagne, \u201cA Scalable Large Area Integrated Multiprocessor System for Video Applications with Self-Configuration Facilities,\u201d IEEE Design & Test of Computers, vol. 19, no.1, 2002, pp. 6\u201317.","journal-title":"IEEE Design & Test of Computers"},{"key":"6247_CR7","doi-asserted-by":"crossref","unstructured":"B. Ackland, A. Anesko, D. Brinthaupt, et al., \u201cA Single-Chip, 1.6-Billion, 16-b MAC\/s Multiprocessor DSP,\u201d IEEE Journal of Solid-State Circuits, vol. 35, no. 3, 2000.","DOI":"10.1109\/4.826824"},{"key":"6247_CR8","doi-asserted-by":"crossref","first-page":"27","DOI":"10.1023\/A:1008188618930","volume":"23","author":"M. Berekovi\u0107","year":"1999","unstructured":"M. Berekovi\u0107, H.-J. Stolberg, M.B. Kulaczewski, P. Pirsch, H. M\u00f6ller, H. Runge, J. Kneip, and B. Stabernack, \u201cInstruction Set Extensions for MPEG-4 Video,\u201d Journal VLSI Signal Processing Systems, vol. 23, 1999, pp. 27\u201350.","journal-title":"Journal VLSI Signal Processing Systems"},{"key":"6247_CR9","unstructured":"ARM Ltd., AMBA Specification Rev. 2.0, www.arm.com, May 1999."},{"key":"6247_CR10","doi-asserted-by":"crossref","unstructured":"J.P. Wittenburg, W. Hinrichs, H. Lieske, H. Kloos, L. Friebe, and P. Pirsch, \u201cHiPAR-DSP\u2014A Scalable Family of High Performance DSP-Cores,\u201d in Proc. of the 13th Annual IEEE International ASIC\/SOC Conference, 2000, pp. 92\u201396.","DOI":"10.1109\/ASIC.2000.880682"},{"key":"6247_CR11","unstructured":"ISO\/IEC 14496-2:2001\/Amd 2:2002, \u201cStreaming video profile,\u201d Feb. 2002."},{"key":"6247_CR12","doi-asserted-by":"crossref","unstructured":"H.-J. Stolberg, M. Berekovic, P. Pirsch, and H. Runge, \u201cThe MPEG-4 Advanced Simple Profile\u2014A Complexity Study,\u201d in Proc. 2nd Workshop and Exhibition on MPEG-4, 2001, pp. 33\u201336.","DOI":"10.1109\/MPEG.2001.996441"},{"key":"6247_CR13","unstructured":"J. Curlander and R. McDonough, Synthetic aperture radar: Systems and Signal Processing, Wiley-Interscience, 1991."},{"key":"6247_CR14","doi-asserted-by":"crossref","unstructured":"C. Simon-Klar, L. Friebe, H. Kloos, H. Lieske, W. Hinrichs, and P. Pirsch, \u201cA Multi DSP Board for Real Time SAR Processing using the HiPAR-DSP 16,\u201d in Proceedings of the International Geoscience and Remote Sensing Symposium 2002, 2002, pp. 2750\u20132752.","DOI":"10.1109\/IGARSS.2002.1026763"},{"issue":"8","key":"6247_CR15","doi-asserted-by":"crossref","first-page":"646","DOI":"10.1109\/TCSVT.2002.800864","volume":"12","author":"C. Basoglu","year":"2002","unstructured":"C. Basoglu, W. Lee, and J. O\u2019Donnell, \u201cThe Equator MAP-CA DSP: An End-to End Broadband Signal Processor VLIW,\u201d IEEE Trans. Circuits Systems Video Technol., vol. 12, no. 8, 2002, pp. 646\u2013659.","journal-title":"IEEE Trans. Circuits Systems Video Technol"},{"key":"6247_CR16","unstructured":"DynaPel Systems, Inc., \u201cDynaPel MPEG-4 Video Codec SDK,\u201d Product Brochure, Nov. 2002."},{"key":"6247_CR17","unstructured":"Sigma Designs, \u201cEM8470 Series: MPEG-4 Decoder for Set-top, DVD and Streaming Applications,\u201d Product Brief, 2002."},{"key":"6247_CR18","unstructured":"ISO\/IEC JTC1\/SC29\/WG11 and ITU-T SG16 Q.6, \u201cStudy of Final Committee Draft of Joint Video Specification (ITU-T Rec. H.264\u2014ISO\/IEC 14496-10 AVC),\u201d Awaji, Dec. 2002."},{"key":"6247_CR19","unstructured":"Model 4294 Quad MPC7410 PowerPC VME Processor, Pentek Processor Brochure, 2002, http:\/\/www.pentek.com\/support\/GetOTD.cfm?Filename=procbroc.pdf ."}],"container-title":["Journal of VLSI signal processing systems for signal, image and video technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-005-6247-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-005-6247-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-005-6247-1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T19:50:53Z","timestamp":1735761053000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-005-6247-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,8]]},"references-count":19,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2005,8]]}},"alternative-id":["6247"],"URL":"https:\/\/doi.org\/10.1007\/s11265-005-6247-1","relation":{},"ISSN":["0922-5773"],"issn-type":[{"type":"print","value":"0922-5773"}],"subject":[],"published":{"date-parts":[[2005,8]]}}}