{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,2]],"date-time":"2025-01-02T05:27:20Z","timestamp":1735795640481,"version":"3.32.0"},"reference-count":15,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2005,8,1]],"date-time":"2005-08-01T00:00:00Z","timestamp":1122854400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J VLSI Sign Process Syst Sign Image Video Technol"],"published-print":{"date-parts":[[2005,8]]},"DOI":"10.1007\/s11265-005-6252-4","type":"journal-article","created":{"date-parts":[[2005,6,17]],"date-time":"2005-06-17T16:44:15Z","timestamp":1119026655000},"page":"81-91","source":"Crossref","is-referenced-by-count":4,"title":["Power and Substrate Noise Tolerance of Configurable Embedded Memories in SoC"],"prefix":"10.1007","volume":"41","author":[{"given":"Meng-Fan","family":"Chang","sequence":"first","affiliation":[]},{"given":"Kuei-Ann","family":"Wen","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,8,1]]},"reference":[{"issue":"7","key":"6252_CR1","doi-asserted-by":"crossref","first-page":"1002","DOI":"10.1109\/4.848209","volume":"35","author":"M. Van Heijningen","year":"2000","unstructured":"M. Van Heijningen et al., \u201cAnalysis and Experimental Verification of Digital Substrate Noise Generation for Epi-Type Substrates,\u201d IEEE J. Solid-State Circuits, vol. 35, no. 7, 2000, pp. 1002\u20131008.","journal-title":"IEEE J. Solid-State Circuits"},{"key":"6252_CR2","doi-asserted-by":"crossref","unstructured":"N. Barton et al., \u201cThe Effect of Supply and Substrate Noise on Jitter in Ring Oscillators,\u201d in Proc. IEEE 2002 Custom Integrated Circuits Conf., 2002, pp. 505\u2013508.","DOI":"10.1109\/CICC.2002.1012890"},{"key":"6252_CR3","unstructured":"B.T. Kang, N. Vijaykrishnan, M.J. Irwin, and D. Durate, \u201cThe Substrate Noise Detector for Noise Tolerant Mixed-Signal IC,\u201d in Proc. IEEE International SOC Conf., 2003, pp. 279\u2013280."},{"key":"6252_CR4","doi-asserted-by":"crossref","unstructured":"F. Herzel and B. Razavi, \u201cA Study of Oscillator Jitter due to Supply and Substrate Noise,\u201d IEEE Trans. Circuits and Systems-II, 1999, pp. 56\u201362.","DOI":"10.1109\/82.749085"},{"key":"6252_CR5","doi-asserted-by":"crossref","unstructured":"M. Xu, T.H. Lee, and B.A. Wooley, \u201cMeasuring and Modeling the Effects of Substrate Noise on the LNA for a CMOS GPS Receiver,\u201d IEEE J. Solid-State Circuits, 2001, pp. 473\u2013485.","DOI":"10.1109\/4.910486"},{"key":"6252_CR6","first-page":"1625","volume":"4","author":"C.P. Yue","year":"1999","unstructured":"C.P. Yue and S.S. Wong, \u201cA Study on Substrate Effects of Silicon-Based RF Passive Components,\u201d IEEE MTT-S Int\u2019l Microwave Symp. Digest, vol. 4, 1999, pp. 1625\u20131628.","journal-title":"IEEE MTT-S Int\u2019l Microwave Symp. Digest"},{"issue":"6","key":"6252_CR7","doi-asserted-by":"crossref","first-page":"645","DOI":"10.1109\/43.848086","volume":"19","author":"J. Briaire","year":"2000","unstructured":"J. Briaire and K.S. Krisch, \u201cPrinciples of Substrate Crosstalk Generation in CMOS Circuits,\u201d IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 19, no. 6, 2000, pp. 645\u2013653.","journal-title":"IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"11","key":"6252_CR8","doi-asserted-by":"crossref","first-page":"1383","DOI":"10.1109\/JSSC.2002.803938","volume":"37","author":"M. Badaroglu","year":"2002","unstructured":"M. Badaroglu et al., \u201cMethodology and Experimental Verification for Substrate Noise Reduction in CMOS Mixed-Signal ICs with Synchronous Digital Circuits,\u201d IEEE J. Solid-State Circuits, vol. 37, no. 11, 2002, pp. 1383\u20131395.","journal-title":"IEEE J. Solid-State Circuits"},{"key":"6252_CR9","doi-asserted-by":"crossref","unstructured":"K.H. To et al., \u201cComprehensive Study of Substrate Noise Isolation for Mixed-Signal Circuits,\u201d IEEE Int\u2019l Electron Devices Meeting, 2001, pp. 22.7.1\u201322.7.4.","DOI":"10.1109\/IEDM.2001.979559"},{"issue":"3","key":"6252_CR10","doi-asserted-by":"crossref","first-page":"539","DOI":"10.1109\/4.910494","volume":"36","author":"M. Nagata","year":"2001","unstructured":"M. Nagata, J. Nagai, K. Hijikata, T. Morie, and A. Iwata, \u201cPhysical Design Guides for Substrate Noise Reduction in CMOS Digital Circuits,\u201d IEEE J. Solid-State Circuits, vol. 36, no. 3, 2001, pp. 539\u2013549.","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"1","key":"6252_CR11","doi-asserted-by":"crossref","first-page":"49","DOI":"10.1142\/S021812669700005X","volume":"7","author":"M.-F. Chang","year":"1997","unstructured":"M.-F. Chang, M.J. Irwin, and R.M. Owens, \u201cPower-Area Tradeoff in Dual Word Line Memory Cell Arrays,\u201d J. Circuits, Systems and Computers, vol. 7, no. 1, 1997, pp. 49\u201367.","journal-title":"J. Circuits, Systems and Computers"},{"issue":"5","key":"6252_CR12","doi-asserted-by":"crossref","first-page":"479","DOI":"10.1109\/JSSC.1983.1051981","volume":"18","author":"M. Yoshimoto","year":"1983","unstructured":"M. Yoshimoto et al., \u201cA Divided Wordline Structure in the Static RAM and its Application to a 64K Full CMOS RAM,\u201d IEEE J. Solid-State Circuits., vol. 18, no. 5, 1983, pp. 479\u2013485.","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"4","key":"6252_CR13","doi-asserted-by":"crossref","first-page":"524","DOI":"10.1109\/5.371965","volume":"83","author":"K. Itoh","year":"1995","unstructured":"K. Itoh et al., \u201cTrends in Low-Power RAM Circuit Technologies,\u201d Proc. IEEE, vol. 83, no. 4, 1995, pp. 524\u2013543.","journal-title":"Proc. IEEE"},{"key":"6252_CR14","doi-asserted-by":"crossref","unstructured":"K. Ando et al., \u201cA 0.9-ns-Access, 700 MHz SRAM Macro Using a Configurable Organization Technique with an Automatic Timing Adjuster,\u201d IEEE Symp. VLSI Circuits, Digest of Technical Papers, 1998, pp. 182\u2013183.","DOI":"10.1109\/VLSIC.1998.688077"},{"issue":"8","key":"6252_CR15","doi-asserted-by":"crossref","first-page":"1208","DOI":"10.1109\/4.705359","volume":"33","author":"B.S. Amrutur","year":"1998","unstructured":"B.S. Amrutur and M.A. Horowitz, \u201cA Replica Technique for Word Line and Sense Control in Low-Power SRAM\u2019s,\u201d IEEE J. Solid-State Circuits, vol. 33, no. 8, 1998, pp. 1208\u20131219.","journal-title":"IEEE J. Solid-State Circuits"}],"container-title":["Journal of VLSI signal processing systems for signal, image and video technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-005-6252-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-005-6252-4\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-005-6252-4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T19:45:29Z","timestamp":1735760729000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-005-6252-4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,8]]},"references-count":15,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2005,8]]}},"alternative-id":["6252"],"URL":"https:\/\/doi.org\/10.1007\/s11265-005-6252-4","relation":{},"ISSN":["0922-5773"],"issn-type":[{"type":"print","value":"0922-5773"}],"subject":[],"published":{"date-parts":[[2005,8]]}}}