{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,3]],"date-time":"2025-01-03T05:18:53Z","timestamp":1735881533257,"version":"3.32.0"},"reference-count":39,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2005,9,1]],"date-time":"2005-09-01T00:00:00Z","timestamp":1125532800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J VLSI Sign Process Syst Sign Image Video Technol"],"published-print":{"date-parts":[[2005,9]]},"DOI":"10.1007\/s11265-005-6647-2","type":"journal-article","created":{"date-parts":[[2005,7,8]],"date-time":"2005-07-08T13:28:43Z","timestamp":1120829323000},"page":"153-168","source":"Crossref","is-referenced-by-count":2,"title":["A Simulation and Exploration Technology for Multimedia-Application-Driven Architectures"],"prefix":"10.1007","volume":"41","author":[{"given":"Ivano","family":"Barbieri","sequence":"first","affiliation":[]},{"given":"Massimo","family":"Bariani","sequence":"additional","affiliation":[]},{"given":"Alberto","family":"Cabitto","sequence":"additional","affiliation":[]},{"given":"Marco","family":"Raggio","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,9,1]]},"reference":[{"key":"6647_CR1","doi-asserted-by":"crossref","unstructured":"Joseph A. Fisher, \u201cVery Long Instruction Word Architectures and the ELI-512,\u201d in Proceedings of the 10th Annual International Symposium on Computer Architecture, Stockholm, Sweden, June 1983.","DOI":"10.1145\/800046.801649"},{"key":"6647_CR2","doi-asserted-by":"crossref","unstructured":"F. Balarin, M. Chiodo, et al., Hardware-Software Co-Design of Embedded Systems\u2014The POLIS Approach, Kluwer Academic Publishers, 1997.","DOI":"10.1007\/978-1-4615-6127-9"},{"key":"6647_CR3","doi-asserted-by":"crossref","unstructured":"B.R. Rau, and J.A. Fisher, \u201cInstruction Level Parallelism,\u201d The Journal of Supercomputing, vol. 7 May 1993.","DOI":"10.1007\/978-1-4615-3200-2"},{"key":"6647_CR4","doi-asserted-by":"crossref","unstructured":"K. Olukotun, M. Heinrich, and D. Ofelt, \u201cDigital System Simulation: Methodologies and Examples,\u201d in Proc. Design Automation Conf., June 1998, pp. 658\u2013663.","DOI":"10.1145\/277044.277212"},{"key":"6647_CR5","doi-asserted-by":"crossref","unstructured":"J. Rowson, \u201cHardware\/Software Co-Simulation,\u201d in Proc. Design Automation Conference, June 1994, pp. 439\u2013440.","DOI":"10.1145\/196244.196458"},{"key":"6647_CR6","doi-asserted-by":"crossref","first-page":"877","DOI":"10.1002\/spe.4380210807","volume":"21","author":"C. Mills","year":"1991","unstructured":"C. Mills, S.C. Ahalt, and J. Fowler, \u201cCompiled Instruction Set Simulation,\u201d Software\u2013Practice and Experience, vol. 21, Aug. 1991, pp. 877\u2013889.","journal-title":"Software\u2013Practice and Experience"},{"key":"6647_CR7","doi-asserted-by":"crossref","unstructured":"P. Faraboschi, G. Desoli, and J.A. Fisher \u201cThe Latest Word in Digital and Media Processing,\u201d IEEE Signal Processing Magazine, March 1998.","DOI":"10.1109\/79.664698"},{"key":"6647_CR8","doi-asserted-by":"crossref","unstructured":"P. Lapsley, J. Bier, A. Shoham, and E.A. Lee, \u201cDSP Processor Fundamentals: Architectures and Features,\u201d IEEE Press Series on Signal Processing, 1996.","DOI":"10.1109\/9780470544433"},{"key":"6647_CR9","unstructured":"Berkeley Design Technology Inc, \u201cVLIW Architectures for DSP,\u201d DSP World\/ICSPAT, Orlando Florida, November 1999."},{"key":"6647_CR10","doi-asserted-by":"crossref","unstructured":"A. Hoffmann, T. Kogel, A. Nohl, G. Braun, O. Schliebusch, O. Wahlen, A. Wieferink, and H. Meyr, \u201cA Novel Methodology for the Design of Application-Specific Instruction-Set Processors (ASIPs) Using a Machine Description Language,\u201d IEEE Transaction on Computer-Aied Design of Integrated Circuits and System, vol. 20, no. 11, 2001.","DOI":"10.1109\/43.959863"},{"key":"6647_CR11","doi-asserted-by":"crossref","unstructured":"R.B. Lee and M.D. Smith, \u201cMedia Processing: A New Design Target, IEEE Micro, Aug. 1996.","DOI":"10.1109\/MM.1996.526920"},{"key":"6647_CR12","unstructured":"TI, TMS320C62x\/C67x CPU and Instruction Set, Reference Guide, 1998."},{"key":"6647_CR13","unstructured":"TI, TMS320C64x Technical Overview, September 2000."},{"key":"6647_CR14","doi-asserted-by":"crossref","unstructured":"P. Faraboschi, J. Fisher, G. Brown, G. Desoli, and F. Homewood, \u201cLx: A Technology Platform for Customizable VLIW Embedded Processing,\u201d ISCA Vancouver, Canada, June 2000.","DOI":"10.1145\/339647.339682"},{"key":"6647_CR15","unstructured":"A. Jemai, P. Kission, and A. Jerraya, \u201cCombining Behavioral synthesis and Architectural simulation,\u201d ASPDAC 1997."},{"key":"6647_CR16","unstructured":"A. Jemai, P. Kission, and A.A. Jerraya, \u201cArchitectural Simulation in the Context of Behavioral Synthesis,\u201d DATE98, Paris, France, Feb. 1998."},{"key":"6647_CR17","doi-asserted-by":"crossref","unstructured":"P. Lieverse, P. Van der Wolf, E. Deprettere, and K. Vissers, \u201cA Methodology for Architecture Exploration of Heterogeneous Signal Processing Systems,\u201d SIPS99, IEEE Workshop on Signal Processing Systems, Taipei, Taiwan, Oct. 1999.","DOI":"10.1109\/SIPS.1999.822323"},{"key":"6647_CR18","doi-asserted-by":"crossref","unstructured":"Eric Schnarr, Mark D. Hill, and James R. Larus, \u201cFacile: A Language and Compiler for High-Performance Processor Simulators,\u201d in PLDI2001, ACM SIGPLAN Conference on Programming Language Design and Implementation, Snowbird, Utah, USA, June 2001.","DOI":"10.1145\/378795.378864"},{"key":"6647_CR19","doi-asserted-by":"crossref","unstructured":"E. Schnarr and J.R. Larus, \u201cFast Out-Of-Order Processor Simulation Using Memoization,\u201d ASPLOS98, San Jose CA, Oct. 1998.","DOI":"10.1145\/291069.291063"},{"key":"6647_CR20","doi-asserted-by":"crossref","unstructured":"J. Zhu and D.D. Gajski \u201cAn Ultra-Fast Instruction Set Simulator,\u201d IEEE Transactions On Very Large Scale Integration (VLSI) Systems, vol. 10, no. 3, June 2002.","DOI":"10.1109\/TVLSI.2002.1043339"},{"key":"6647_CR21","doi-asserted-by":"crossref","unstructured":"J.W. Ahn, S.M. Moon, aand W. Sung, \u201cEfficient Compiled Simulation System for VLIW Code Verification,\u201d in IEEE Annual Simulation Symposium, Boston, MA, USA, April 1998.","DOI":"10.1109\/SIMSYM.1998.668452"},{"key":"6647_CR22","doi-asserted-by":"crossref","unstructured":"J. Liu, M. Lajolo, and A. Sangiovanni-Vincentelli, \u201cSoftware Timing Analysis Using SW\/HW Cosimulation and Instruction Set Simulator,\u201d in 6th International Workshop on Hardware\/Software Codesign, Seattle, Washington, USA, March 1998.","DOI":"10.1145\/278241.278299"},{"key":"6647_CR23","unstructured":"Ptolemy Home Page, http:\/\/ptolemy.eecs.berkeley.edu ."},{"key":"6647_CR24","doi-asserted-by":"crossref","unstructured":"L. Guerra, J. Fitzner, D. Talukdar, C. Schlaeger, B. Tabbara, and V. Zivojnovic, \u201cCycle and Phase Accurate DSP Modeling and Integration for HW\/SW Co-Verification,\u201d in DAC99 36th Annual Design Automation Conference, New Orleans, LA, USA, June 1999.","DOI":"10.1109\/DAC.1999.782236"},{"key":"6647_CR25","unstructured":"A. Baghdadi, D. Lyonnard, N.E. Zergainoh, and A.A. Jerraya, \u201cAn Efficient Architecture Model for Systematic Design of Application-Specific Multiprocessor SoC,\u201d DATE01 Design, Automation, and Test in Europe, Munich, Germany, March 2001."},{"key":"6647_CR26","doi-asserted-by":"crossref","unstructured":"Murthy Durbhakula, Vijay S. Pai, and Sarita V. Adve, \u201cImproving the Accuracy vs. Speed Tradeoff for Simulating Shared-Memory Multiprocessors with ILP Processors,\u201d in HPCA99 Fifth International Symposium on High Performance Computer Architecture, Orlando, Florida, USA, Jan. 1999.","DOI":"10.1109\/HPCA.1999.744317"},{"key":"6647_CR27","unstructured":"Berkeley Design Technology Inc, \u201cChoosing a DSP Processor,\u201d White Paper 2000, http:\/\/www.bdti.com ."},{"key":"6647_CR28","unstructured":"I. Barbieri, M. Bariani, and M. Raggio, \u201cC6XSIM: A VLIW Architecture Simulation Innovative Approach,\u201d DCIS \u201899, Palma de Maiorca, Spain, Nov. 1999."},{"key":"6647_CR29","doi-asserted-by":"crossref","unstructured":"I. Barbieri, M. Bariani, and M. Raggio, \u201cA VLIW Architecture Simulator Innovative Approach for HW-SW Co-Design,\u201d in ICME2000\u2014International Conference on Multimedia and Expo 2000, New York City, July 2000.","DOI":"10.1109\/ICME.2000.871022"},{"key":"6647_CR30","doi-asserted-by":"crossref","unstructured":"I. Barbieri, M. Bariani, and M. Raggio, \u201cMultimedia Application Driven Instruction Set Architecture Simulation,\u201d in ICME2002 - International Conference on Multimedia and Expo 2002, Lausanne, Aug. 2002.","DOI":"10.1109\/ICME.2002.1035539"},{"key":"6647_CR31","doi-asserted-by":"crossref","unstructured":"R.K. Gupta and G. De Micheli, \u201cHardware-Software Cosynthesis for Digital Systems,\u201d IEEE Design and Test of Computers, Sep. 1993.","DOI":"10.1109\/54.232470"},{"key":"6647_CR32","doi-asserted-by":"crossref","unstructured":"S. Carr, \u201cCombining Optimization for Cache and Instruction-Level Parallelism,\u201d in Proceedings of the IFIP WG 10.3 Working Conference on Parallel Architectures and Compilation Techniques, PACT \u201896, Oct. 1996, pp. 238\u2013247.","DOI":"10.1109\/PACT.1996.552672"},{"key":"6647_CR33","unstructured":"Vijay S. Pai, and Sarita Adve, \u201cCode Transformations to Improve Memory Parallelism,\u201d The Journal of Instruction-Level Parallelism, May 2000."},{"key":"6647_CR34","unstructured":"J. Bruns and C. M\u00fcller-Schloer, \u201cAn Integrated System-Level Modelling and Simulation Environment,\u201d ESM \u201899 13th European Simulation Multiconference, Warsaw Poland, June 1999."},{"key":"6647_CR35","unstructured":"AXYS Design Automation Inc, \u201cMaxSim Developer Suite User\u2019s Guide Version 3.0,\u201d Document Version 1.04 September 9th, 2002."},{"key":"6647_CR36","unstructured":"AXYS\u00ae Design Automation, Inc, http:\/\/www.axysdesign.com\/ ."},{"key":"6647_CR37","unstructured":"ITU-T Recommendation H.263, \u201cVideo Coding for Low Bitrate Communication,\u201d Feb. 1998."},{"key":"6647_CR38","unstructured":"ITU-T Recommendation G.723.1, \u201cDual Rate Speech Coder for Multimedia Communication Transmitting at 5.3 and 6.3 kbit\/s,\u201d March 1998."},{"key":"6647_CR39","unstructured":"ITU-T Recommendation G.726, \u201c40, 32,24, 16 Kbit\/Sec Adaptive Differential Pulse Code Modulation (ADPCM),\u201d Nov. 1990."}],"container-title":["Journal of VLSI signal processing systems for signal, image and video technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-005-6647-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-005-6647-2\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-005-6647-2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,2]],"date-time":"2025-01-02T12:33:03Z","timestamp":1735821183000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-005-6647-2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,9]]},"references-count":39,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2005,9]]}},"alternative-id":["6647"],"URL":"https:\/\/doi.org\/10.1007\/s11265-005-6647-2","relation":{},"ISSN":["0922-5773"],"issn-type":[{"type":"print","value":"0922-5773"}],"subject":[],"published":{"date-parts":[[2005,9]]}}}