{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T19:09:32Z","timestamp":1771700972506,"version":"3.50.1"},"reference-count":21,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2005,9,1]],"date-time":"2005-09-01T00:00:00Z","timestamp":1125532800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J VLSI Sign Process Syst Sign Image Video Technol"],"published-print":{"date-parts":[[2005,9]]},"DOI":"10.1007\/s11265-005-6648-1","type":"journal-article","created":{"date-parts":[[2005,7,8]],"date-time":"2005-07-08T13:28:43Z","timestamp":1120829323000},"page":"169-182","source":"Crossref","is-referenced-by-count":178,"title":["MPARM: Exploring the Multi-Processor SoC Design Space with SystemC"],"prefix":"10.1007","volume":"41","author":[{"given":"Luca","family":"Benini","sequence":"first","affiliation":[]},{"given":"Davide","family":"Bertozzi","sequence":"additional","affiliation":[]},{"given":"Alessandro","family":"Bogliolo","sequence":"additional","affiliation":[]},{"given":"Francesco","family":"Menichelli","sequence":"additional","affiliation":[]},{"given":"Mauro","family":"Olivieri","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,9,1]]},"reference":[{"key":"6648_CR1","unstructured":"Philips, \u201cNexperia Media Processor,\u201d http:\/\/www.semiconduc-tors.philips.com\/platforms\/nexperia\/media_processing\/"},{"key":"6648_CR2","unstructured":"Mapletree Networks, \u201cAccess Processor,\u201d http:\/\/www.maple-tree.com\/products\/vop_tech.cfm"},{"key":"6648_CR3","unstructured":"Intel, \u201cIXS1000 media signal processor,\u201d http:\/\/www.intel.com\/design\/network\/products\/wan\/vop\/ixs1000.htm"},{"key":"6648_CR4","doi-asserted-by":"crossref","unstructured":"P.S. Magnusson, M. Christensson, J. Eskilson, D. Forsgren, G. Hallberg, J. Hogberg, F. Larsson, A. Moestedt, and B. Werner, \u201cSimics: A Full System Simulation Platform,\u201d IEEE Trans. on Computer, vol. 35, Issue 2, Feb. 2002.","DOI":"10.1109\/2.982916"},{"key":"6648_CR5","doi-asserted-by":"crossref","unstructured":"M. Rosenblum, S.A. Herrod, E. Witchel, and A. Gupta, \u201cComplete Computer System Simulation: The SimOS Approach,\u201d IEEE Parallel & Distributed Technology: Systems & Applications, vol. 3, Issue 4, Winter 1995.","DOI":"10.1109\/88.473612"},{"key":"6648_CR6","doi-asserted-by":"crossref","unstructured":"C.J. Hughes, V.S. Pai, P. Ranganathan, and S.V. Adve, \u201cRsim: Simulating Shared-Memory Multiprocessors with ILP Processors,\u201d IEEE Trans. on Computer, vol. 35, Issue 2, Feb. 2002.","DOI":"10.1109\/2.982915"},{"key":"6648_CR7","unstructured":"Mentor Graphics \u201cSeamless Hardware\/Software Co-Verifica- tion,\u201d http:\/\/www.mentor.com\/seamless\/products.html"},{"key":"6648_CR8","unstructured":"CoWare, Inc., \u201cN2C,\u201d http:\/\/www.coware.com\/cowareN2C.html"},{"key":"6648_CR9","doi-asserted-by":"crossref","unstructured":"K. Van Rompaey, D. Verkest, I. Bolsens, and H. De Man, \u201cCoWare-a Design Environment for Heterogeneous Hardware\/Software Systems,\u201d in Design Automation Conference, 1996, with EURO-VHDL\u201996 and Exhibition, Proceedings EURO-DAC\u201996, European, Sep. 1996, pp. 16\u201320.","DOI":"10.1109\/EURDAC.1996.558213"},{"key":"6648_CR10","unstructured":"Shubhendu S. Mukherjee, Steven K. Reinhardt, Babak Falsafi, Mike Litzkow, Steve Huss-Lederman, Mark D. Hill, James R. Larus, and David A. Wood, \u201cWisconsin Wind Tunnel II: A Fast and Portable Parallel Architecture,\u201d in Workshop on Performance Analysis and Its Impact on Design (PAID), June 1997."},{"key":"6648_CR11","doi-asserted-by":"crossref","unstructured":"Babak Falsafi and David A. Wood, \u201cModeling Cost\/Performance of a Parallel Computer Simulator,\u201d ACM Transactions on Modeling and Computer Simulation (TOMACS), Jan. 1997.","DOI":"10.1145\/244804.244808"},{"key":"6648_CR12","doi-asserted-by":"crossref","unstructured":"K. Lahiri, A. Raghunathan, G. Lakshminarayana, and S. Dey, \u201cCommunication Architecture Tuners: A Methodology for the Design of High-Performance Communication Architectures for System-on-Chips,\u201d in Design Automation Conference, 2000. Proceedings 2000. 37th, 2000, pp. 513\u2013518.","DOI":"10.1145\/337292.337561"},{"key":"6648_CR13","doi-asserted-by":"crossref","unstructured":"K. Lahiri, A. Raghunathan, and G. Lakshminarayana, \u201cLOTTERYBUS: A New High-Performance Communication Architecture for System-on-Chip Designs,\u201d in Design Automation Conference, 2001. Proceedings, 2001.","DOI":"10.1145\/378239.378252"},{"key":"6648_CR14","doi-asserted-by":"crossref","unstructured":"K. Anjo, A. Okamura, T. Kajiwara, N. Mizushima, M. Omori, and Y. Kuroda, \u201cNECoBus: A High-End SOC Bus with a Portable & Low-Latency Wrapper-Based Interface Mechanism,\u201d in Custom Integrated Circuits Conference, 2002. Proceedings of the IEEE 2002, 2002, pp. 315\u2013318.","DOI":"10.1109\/CICC.2002.1012827"},{"key":"6648_CR15","doi-asserted-by":"crossref","unstructured":"Ryu Kyeong Keol, Shin Eung, and V.J. Mooney, \u201cA Comparison of Five Different Multiprocessor SoC Bus Architectures,\u201d in Digital Systems, Design, 2001. Proceedings. Euromicro Symposium on, 2001, pp. 202\u2013209.","DOI":"10.1109\/DSD.2001.952283"},{"key":"6648_CR16","unstructured":"Synopsys, Inc., \u201cSystemC, Version 2.0,\u201d http:\/\/www.systemc.org ."},{"key":"6648_CR17","doi-asserted-by":"crossref","unstructured":"G. De Micheli, \u201cHardware Synthesis from C\/C++ Models,\u201d DATE\u2019 99: Design Automation and Test in Europe, Mar. 1999, pp. 382\u2013383.","DOI":"10.1145\/307418.307527"},{"key":"6648_CR18","unstructured":"M. Dales, SWARM\u2014Software arm http:\/\/www.dcs.gla.ac.uk\/~michael\/phd\/swarm.html"},{"key":"6648_CR19","unstructured":"ARM \u201cAMBA Bus,\u201d http:\/\/www.arm.com\/armtech.nsf\/html\/AMBA?OpenDocument&style=AMBA"},{"key":"6648_CR20","doi-asserted-by":"crossref","unstructured":"J. Cong, \u201cAn Interconnect-Centric Design Flow for Nanometer Technologies,\u201d Int. Symp. VLSI Technology, Systems, and Applications, June 1999, pp. 54\u201357.","DOI":"10.1109\/VTSA.1999.785998"},{"key":"6648_CR21","unstructured":"uClinux \u2013 http:\/\/www.uclinux.org ."}],"container-title":["Journal of VLSI signal processing systems for signal, image and video technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-005-6648-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-005-6648-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-005-6648-1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,2]],"date-time":"2025-01-02T12:32:53Z","timestamp":1735821173000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-005-6648-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,9]]},"references-count":21,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2005,9]]}},"alternative-id":["6648"],"URL":"https:\/\/doi.org\/10.1007\/s11265-005-6648-1","relation":{},"ISSN":["0922-5773"],"issn-type":[{"value":"0922-5773","type":"print"}],"subject":[],"published":{"date-parts":[[2005,9]]}}}